|
2023
|
Invention
|
Processor authentication method.
The disclosure includes a method of authenticating a processor ... |
|
|
Invention
|
Method and device for managing information exchange between nfc controller and auxiliary elements... |
|
|
Invention
|
Phase-change memory cell having a compact structure.
A memory cell includes a selection transist... |
|
|
Invention
|
Protection of masked data.
A device includes a memory and cryptographic processing circuitry cou... |
|
|
Invention
|
Overheating protection device.
The present disclosure concerns overtemperature protection circui... |
|
|
Invention
|
Electronic device.
The present disclosure concerns a driver of a first e-mode type HEMT power tr... |
|
|
Invention
|
Voltage regulator circuit.
The present disclosure concerns a voltage regulation circuit formed i... |
|
|
Invention
|
Power transistor.
The present disclosure concerns an electronic device formed inside and on top ... |
|
|
Invention
|
Read only memory.
The present description concerns a ROM including at least one first rewritable... |
|
|
Invention
|
Method for generating computer-executable code for implementing an artificial neural network.
In... |
|
|
Invention
|
Artificial neuron network having at least one unit cell quantified in binary.
An artificial neur... |
|
|
Invention
|
Method and circuit for power-up of an electronic circuit.
The present disclosure relates to a me... |
|
|
Invention
|
Pairing method between a host device and a peripheral device.
A method of pairing between a firs... |
|
|
Invention
|
Digital-to-analog converter and corresponding digital-to-analog conversion method.
One embodimen... |
|
|
Invention
|
Wireless communication device configured for ultra-wideband communication.
A wireless communicat... |
|
|
Invention
|
Device of the eeprom memory type with an architecture of the split voltage type.
A nonvolatile m... |
|
|
Invention
|
Near-field communication device.
A first near-field communication device detects the presence of... |
|
|
Invention
|
Switched-mode power supply.
A switched-mode power supply includes a voltage ramp generation circ... |
|
|
Invention
|
Method for managing the consumption of a memory device when using an error-correction code and co... |
|
|
Invention
|
Method for manufacturing an integrated circuit and corresponding integrated circuit.
An integrat... |
|
|
Invention
|
Mosfet transistor.
A MOSFET transistor includes, on a semiconductor layer, a stack of a gate ins... |
|
|
Invention
|
Method for generating an update file and corresponding server device, updating method and corresp... |
|
|
Invention
|
Transistor structure.
A transistor is disclosed. In an embodiment a transistor includes a first ... |
|
|
Invention
|
Method for manufacturing a schottky diode and corresponding integrated circuit.
A semiconductor ... |
|
|
Invention
|
Electronic device powering.
In accordance with an embodiment, a circuit for managing a power sup... |
|
|
Invention
|
Integrated circuit including a capacitive element and corresponding manufacturing method.
A semi... |
|
|
Invention
|
Integrated fuse.
A semiconductor wafer includes first zones containing integrated circuits, each... |
|
|
Invention
|
Integrated ultralong time constant time measurement device and fabrication process.
An ultralong... |
|
|
Invention
|
Electronic control unit adapted to intelligent transport system communications and corresponding ... |
|
|
Invention
|
Method for protecting data stored in a memory, and corresponding integrated circuit.
An integrat... |
|
|
Invention
|
Method for managing intelligent transport system communications and corresponding electronic cont... |
|
|
Invention
|
Latch device, in particular for row decoding and column decoding of an eeprom memory plane.
The ... |
|
|
Invention
|
Compact eeprom memory cell with a gate dielectric layer having two different thicknesses.
An EEP... |
|
|
Invention
|
Transistor.
A transistor includes a semiconductor layer with a stack of a gate insulator and a c... |
|
|
Invention
|
Pn junction.
A method of manufacturing a PN junction includes successive steps for: forming at l... |
|
|
Invention
|
Process for transforming a trained artificial neuron network.
According to one aspect, there is ... |
|
|
Invention
|
Method for transferring data between a first digital domain and a second digital domain, and corr... |
|
|
Invention
|
System-on-chip incorporating a direct memory access circuit and corresponding method.
In accorda... |
|
|
Invention
|
Circuits and methods for debouncing signals produced by a rotary encoder.
A first input node rec... |
|
|
Invention
|
A voltage regulator device, corresponding method and data storage system.
In an embodiment a dev... |
|
|
Invention
|
Programmable read-only memory.
A memory cell is disclosed. In an embodiment a programmable read-... |
|
|
Invention
|
Nfc module powering.
An electronic device includes a near-field communication module and a power... |
|
|
Invention
|
Integrated circuit comprising a high voltage transistor and corresponding manufacturing method.
... |
|
|
Invention
|
Monitoring battery voltage delivery.
A circuit monitors a first voltage delivered by a battery. ... |
|
|
Invention
|
Protection of an integrated circuit.
An integrated circuit comprises a memory device including a... |
|
|
Invention
|
Electronic device including an electronic module and a compensation circuit.
According to one as... |
|
2022
|
Invention
|
Programmable logic block with multiple types of programmable arrays and flexible clock selection.... |
|
|
Invention
|
Bidirectional dc/dc converter.
In an embodiment, a phase circuit includes: a bidirectional outpu... |
|
|
Invention
|
Programmable logic array with reliable timing. An integrated circuit includes a programmable logi... |
|
|
Invention
|
Input signal shaping for a programmable logic array.
A system on chip includes a programmable lo... |
