JPMorgan Chase Bank, National Association

United States of America

Back to Profile

1-100 of 10,970 for JPMorgan Chase Bank, National Association Sort by
Query
Aggregations
IP Type
        Patent 10,579
        Trademark 391
Jurisdiction
        United States 10,784
        Canada 114
        Europe 67
        World 5
Date
New (last 4 weeks) 88
2024 April (MTD) 37
2024 March 89
2024 February 47
2024 January 49
See more
IPC Class
G06F 3/06 - Digital input from, or digital output to, record carriers 1,362
H04L 29/06 - Communication control; Communication processing characterised by a protocol 703
G06F 12/02 - Addressing or allocation; Relocation 456
G11B 5/127 - Structure or manufacture of heads, e.g. inductive 403
G06F 11/10 - Adding special bits or symbols to the coded information, e.g. parity check, casting out nines or elevens 369
See more
NICE Class
36 - Financial, insurance and real estate services 317
42 - Scientific, technological and industrial services, research and design 80
35 - Advertising and business services 74
09 - Scientific and electric apparatus and instruments 57
16 - Paper, cardboard and goods made from these materials 33
See more
Status
Pending 1,151
Registered / In Force 9,819
  1     2     3     ...     100        Next Page

1.

METHOD AND SYSTEM FOR AUTOMATED DATA REDACTION

      
Application Number 17964407
Status Pending
Filing Date 2022-10-12
First Publication Date 2024-04-18
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Fischman, Lee
  • Tolias, Leonidas
  • Barbuceanu, Malin-Andrei A

Abstract

A method for facilitating automated data redaction in real-time based on a corpus of linguistic components is disclosed. The method includes monitoring, in real-time, a data stream between a variety of applications; detecting textual data in the data stream, the textual data including free-form dialog data; parsing the textual data to identify linguistic elements, the linguistic elements including words and phrases; determining whether redaction is required for each of the linguistic elements; comparing each of the linguistic elements with the corpus when redaction is not required; and modifying, in real-time, the data stream to replace the linguistic elements with hash values when the linguistic elements do not match the linguistic components in the corpus.

IPC Classes  ?

  • G06F 40/35 - Discourse or dialogue representation

2.

SYSTEM AND METHODS FOR PROCESSING DATA QUERIES IN HYBRID DATA MESH ARCHITECTURES

      
Application Number 18046858
Status Pending
Filing Date 2022-10-14
First Publication Date 2024-04-18
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Tummala, Narayana R
  • Pistoia, Marco
  • Ligman, Joseph W
  • Azanli, Elvir
  • Deshpande, Pranav

Abstract

System and methods for processing data queries in hybrid data mesh architectures are disclosed. A method for processing data queries in hybrid data mesh architectures may include an in-memory query engine: (1) receiving, from a requestor, a data query to retrieve data; (2) parsing the data query into a parse tree; (3) converting the parse tree into a relational tree, wherein the relational tree is a tree representation of relational operators used to execute the data query; and (4) executing a data retrieval method selected from the group consisting of tree partitioning by cost and pruning using subtree replacement using a plurality of retrieval services to retrieve data from data stores identified by the data retrieval method.

IPC Classes  ?

  • G06F 16/2455 - Query execution
  • G06F 16/22 - Indexing; Data structures therefor; Storage structures
  • G06F 16/25 - Integrating or interfacing systems involving database management systems

3.

SYSTEMS AND METHODS FOR USING SINGLE OR MULTI-CHAIN DEPOSIT TOKENS

      
Application Number 18485664
Status Pending
Filing Date 2023-10-12
First Publication Date 2024-04-18
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Farooq, Umar
  • Mallela, Naveen
  • Lee, Muh Hwa
  • Valiveti, Sai Murali Krishna
  • Zaltsman, Nelli
  • Pant, Sunil
  • Toprak, Basak
  • Landriault, Emma
  • Daniel, Joshua
  • Toh, Wee Kee

Abstract

Systems and methods for using single or multi-chain deposit tokens are disclosed. According to an embodiment, a method for deposit tokenization may include: (1) receiving, by a deposit tokenization service for a token issuer and from an authorized party, an instruction for tokenizing an amount of non-tokenized funds in a deposit account; (2) verifying, by the deposit tokenization service, an identity of the authorized party using a verifiable credential; (3) screening, by the deposit tokenization service and using an information oracle, the deposit account and/or the verifiable credential; (4) debiting, by the deposit tokenization service, the deposit account for the amount and crediting the amount to an omnibus account; (5) tokenizing, by the deposit tokenization service, the amount of the non-tokenized funds on a blockchain network as deposit tokens; and (6) crediting, by the deposit tokenization service, a wallet address on the blockchain network with the deposit tokens.

IPC Classes  ?

  • G06Q 20/36 - Payment architectures, schemes or protocols characterised by the use of specific devices using electronic wallets or electronic money safes
  • G06Q 20/10 - Payment architectures specially adapted for home banking systems
  • G06Q 20/38 - Payment architectures, schemes or protocols - Details thereof

4.

METHOD AND SYSTEM FOR LEARNABLE AUGMENTATION FOR TIME SERIES PREDICTION UNDER DISTRIBUTION SHIFTS

      
Application Number 18227060
Status Pending
Filing Date 2023-07-27
First Publication Date 2024-04-18
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Huynh, Dat
  • Fons, Elizabeth
  • Vyetrenko, Svitlana

Abstract

A method and a system for using a learnable augmentation technique to perform few-shot calibration of a model that is designed to generate time series predictions under distribution shifts with improved accuracy are provided. The method includes: receiving first information that relates to a source distribution of a time series and second information that relates to a target distribution of the time series; extracting a latent code from samples of the target distribution; perturbing the latent code by adding random noise in order to generate augmented samples of the target distribution; training a classifier based on samples of the source distribution; adjusting the classifier based on a combination of the samples of the source distribution and the augmented samples of the target distribution; and using the adjusted classifier to train a machine learning model that is usable for making future predictions that relate to the time series.

IPC Classes  ?

5.

SYSTEMIZING ORGANIZATIONAL DESIGN USING ARTIFICIAL INTELLIGENCE

      
Application Number 17966448
Status Pending
Filing Date 2022-10-14
First Publication Date 2024-04-18
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Shah, Sameena
  • Halamish, Guy

Abstract

Methods and systems for optimizing a design of an organization by using artificial intelligence (AI)-based automation to orchestrate a structure of jobs, roles, and task assignments so as to improve business outcomes are provided. The method includes: receiving a first task description that includes information that relates to each of a set of sub-tasks; analyzing the first task description by applying an artificial intelligence (AI) algorithm that uses a machine learning technique to analyze each respective sub-task; and determining, based on a result of the analysis, a task management plan that includes information that relates to a respective personnel assignment and a respective schedule for each respective sub-task.

IPC Classes  ?

  • G06Q 10/06 - Resources, workflows, human or project management; Enterprise or organisation planning; Enterprise or organisation modelling

6.

METHOD AND SYSTEM FOR IMPROVING MODEL FAIRNESS BY USING EXPLAINABILITY TECHNIQUES

      
Application Number 17968220
Status Pending
Filing Date 2022-10-18
First Publication Date 2024-04-18
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Brugere, Ivan
  • Magazzeni, Daniele
  • Marchesotti, Nicolas
  • Heike, David
  • Zhao, Fengqin
  • Wang, Eric
  • Shu, Huai
  • Gabriel, Mark
  • Veloso, Manuela
  • Tilli, Cecilia
  • Dutta, Sanghamitra
  • Mallik, Bivor
  • Onigbanjo, Ade

Abstract

Methods and systems for generating a model to be used for evaluating credit and loan applications are provided. The method includes: training a first model by using all features included in a universe of candidate features; measuring a first metric that relates to an accuracy of the first model and a second metric that relates to a disparity of the first model; constructing a graph based on pairwise correlations of the features; clustering the features into feature sets; estimating a respective disparity contribution associated with each feature set; selecting feature sets to be included in a second model; training, the second model; measuring the first metric and the second metric with respect to the second model; and determining whether the second model satisfies a predetermined accuracy level and a predetermined disparity reduction with respect to the first model.

IPC Classes  ?

  • G06Q 40/02 - Banking, e.g. interest calculation or account maintenance

7.

SYSTEMS AND METHODS FOR IDENTIFYING AND REMOVING BIAS FROM COMMUNICATIONS

      
Application Number 18045939
Status Pending
Filing Date 2022-10-12
First Publication Date 2024-04-18
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Ahmed, Fatima
  • Portillo, Noor
  • Patel, Aditya
  • Nayak, Sharat
  • Stanton, Nick
  • Lin, David M
  • Guttikonda, Madhulata

Abstract

Systems and methods for identifying and removing bias from communications are disclosed. In one embodiment, a method for identifying bias may include: (1) receiving, by a bias identification computer program executed by an electronic device and from a user electronic device, text comprising a plurality of passages; (2) converting, by the bias identification computer program, each of the plurality of passages into a vector; (3) determining, by the bias identification computer program, that a custom entity in a bias category is present in one of the plurality of vectors or in a preceding or subsequent vector using a trained bias identification machine learning engine; and (4) returning, by the bias identification computer program and to the user electronic device, an indication that the one of the plurality of vectors is biased.

IPC Classes  ?

8.

Systems and methods for enhanced payment codes

      
Application Number 15158720
Grant Number 11961063
Status In Force
Filing Date 2016-05-19
First Publication Date 2024-04-16
Grant Date 2024-04-16
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor Spector, Howard

Abstract

Systems and methods for enhanced payment codes are disclosed. According to one embodiment, a method for presenting a machine-readable code to a transaction terminal may include (1) a computer payment application executed by a computer processor of a mobile electronic device displaying an image of a first payment device on a display; (2) the computer payment application receiving a signal from a sensor in the mobile electronic device indicating that the display is being presented to a transaction terminal; (3) the computer application requesting a machine readable code from a provider of machine-readable codes for the first payment device; (4) the computer application receiving the machine readable code for the first payment device; and (5) the computer application displaying the machine readable code on the display.

IPC Classes  ?

  • G06Q 20/32 - Payment architectures, schemes or protocols characterised by the use of specific devices using wireless devices
  • G06K 19/06 - Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
  • G06Q 20/20 - Point-of-sale [POS] network systems
  • G06Q 30/0207 - Discounts or incentives, e.g. coupons or rebates

9.

METHOD AND SYSTEM FOR FRICTIONLESS APPLICATION AUTHENTICATION

      
Application Number 17963848
Status Pending
Filing Date 2022-10-11
First Publication Date 2024-04-11
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Loncaric, Goran
  • Wang, Mimi
  • Banala, Sandeep Reddy
  • More, Bipin

Abstract

A method for facilitating application authentication bypass based on proximate with time using device authentication is disclosed. The method includes receiving a request from a user to access an application on a user device, the request including an application authentication request; accessing the user device via a device application programming interface; retrieving, via the device application programming interface, device authentication data, the device authentication data including a timeline of successful device authentications; determining whether the device authentication data is within a predetermined threshold; authenticating the request by using the device authentication data when the device authentication data is within the predetermined threshold; and permitting access to the application based on a result of the authenticating.

IPC Classes  ?

10.

SEMICONDUCTOR DEVICE INCLUDING VERTICALLY INTERCONNECTED SEMICONDUCTOR DIES

      
Application Number 18221497
Status Pending
Filing Date 2023-07-13
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Yang, Cheng-Hsiung
  • Chen, Chien Te
  • Zhang, Cong
  • Hsieh, Ching-Chuan
  • Tan, Yu-Ying
  • Zhou, Juan
  • Wang, Ai-Wen
  • Lee, Yih-Fran
  • Huang, Yu-Wen

Abstract

A fan-out semiconductor device includes stacked semiconductor dies having die bond pads arranged in columns exposed at a sidewall of the stacked semiconductor dies. The stacked dies are encapsulated in a photo imageable dielectric (PID) material, which is developed to form through-hole cavities that expose the columns of bond pads of each die at the sidewall. The through-hole cavities are plated or filled with an electrical conductor to form conductive through-holes coupling die bond pads within the columns to each other.

IPC Classes  ?

  • H01L 25/065 - Assemblies consisting of a plurality of individual semiconductor or other solid state devices all the devices being of a type provided for in the same subgroup of groups , or in a single subclass of , , e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group
  • H01L 23/00 - SEMICONDUCTOR DEVICES NOT COVERED BY CLASS - Details of semiconductor or other solid state devices
  • H01L 23/29 - Encapsulation, e.g. encapsulating layers, coatings characterised by the material
  • H01L 23/31 - Encapsulation, e.g. encapsulating layers, coatings characterised by the arrangement
  • H01L 23/498 - Leads on insulating substrates

11.

SYSTEMS AND METHODS FOR POOLING DISPARATE POINT CURRENCIES

      
Application Number 18543744
Status Pending
Filing Date 2023-12-18
First Publication Date 2024-04-11
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Kruszewski, David
  • Luthi, Simon

Abstract

In some aspects, the techniques described herein relate to a method including: providing, in a collaboration space, a point conversion interface; passing, via the point conversion interface, user credentials to a third-party point issuer; receiving, via the point conversion interface and from the third-party point issuer, a number of points, wherein the number of points is associated with the user credentials; multiplying the number of points by a conversion factor, wherein the multiplying produces a number of unified points; crediting a points pool associated with a collaboration space, with the number of unified points; and receiving, at the collaboration space and from a user of the collaboration space, an instruction to apply the number of unified points to a travel objective, wherein the travel objective is included on a digital itinerary provided by the collaboration space.

IPC Classes  ?

  • G06Q 30/0226 - Incentive systems for frequent usage, e.g. frequent flyer miles programs or point systems
  • G06Q 10/02 - Reservations, e.g. for tickets, services or events
  • G06Q 30/0207 - Discounts or incentives, e.g. coupons or rebates

12.

DATA STORAGE WITH LOW COST DIES

      
Application Number 18351363
Status Pending
Filing Date 2023-07-12
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Ben-Rubi, Refael

Abstract

The present disclosure generally relates to improved command processing by separating all state machines into multiple groups. Rather than having one general die that can process any command, this disclosure suggests distributed processing commands by having two types of dies. A slave die will contain the flash array and implementation of state machine that is related to fast operations, and will not include state machines of slow operations. A master die will contain implementation of fast state machine (to support fast commands to the flash array that connected to the master die) and implementation of slow command state machine. The master die will have one instance of the slow state machine implementation, but that slow state machine will be able to be loaded with variables that represent the slow states of all the other dies. The commands processing is based the most suitable state machine for the specific command.

IPC Classes  ?

  • G06F 13/16 - Handling requests for interconnection or transfer for access to memory bus
  • G06F 9/30 - Arrangements for executing machine instructions, e.g. instruction decode

13.

ROTATIONAL DIPPING OF STORAGE DISK MEDIA

      
Application Number 18365955
Status Pending
Filing Date 2023-08-04
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sun, Qi
  • Oswald, David W.
  • Tierney, Robert M.

Abstract

Devices and methods are disclosed for a lubricant station for applying lubricant to storage disk platters. The lubricant station includes a tub for holding lubricant and a caddy disposed in the tub, with the storage disk platters placed in the caddy. The caddy includes a mandrel configured to raise and lower the storage disk platters into the tub. The caddy also includes rotatable shafts configured to hold the storage disk platter. The caddy also includes a drive mechanism for rotating the rotatable shafts. The lubricant station also includes control circuitry configured to lower the storage disk platters onto the rotatable shafts of the caddy, rotate the rotatable shafts and the storage disk platters, and remove the storage disk platters from the tub.

IPC Classes  ?

  • B05D 5/08 - Processes for applying liquids or other fluent materials to surfaces to obtain special surface effects, finishes or structures to obtain an anti-friction or anti-adhesive surface
  • B05C 3/09 - Apparatus in which the work is brought into contact with a bulk quantity of liquid or other fluent material the work being immersed in the liquid or other fluent material for treating separate articles
  • B05C 13/02 - Means for manipulating or holding work, e.g. for separate articles for particular articles
  • B05D 1/18 - Processes for applying liquids or other fluent materials performed by dipping

14.

Computational SSD Supporting Rapid File Semantic Search

      
Application Number 18449116
Status Pending
Filing Date 2023-08-14
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sun, Chao
  • Liu, Muqing
  • Li, Yan
  • Vucinic, Dejan

Abstract

Various devices, such as storage devices or storage systems are configured to perform on device semantic searching. The device includes a processor, a plurality of memory devices, a controller coupled to the memory devices, and an intelligent memory array logic. The intelligent memory array logic is configured to receive a query, extract contextual data from the query, determine a machine learning model for processing the query based on the extracted contextual data, generate a query vector based on the query and determined machine learning model, determine one or more relevant memory structures associated with the generated query vector, and pass in the query vector to the one or more determined relevant memory structures. The one or more relevant memory structures include feature data and one or more machine learning processing units configured to process the query vector and feature data to generate a comparison value.

IPC Classes  ?

15.

Pirani Gauge

      
Application Number 18045685
Status Pending
Filing Date 2022-10-11
First Publication Date 2024-04-11
Owner JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT (USA)
Inventor
  • Brucker, Gerardo A.
  • Heinbuch, Scott C.
  • Swinney, Timothy C.

Abstract

A thermal conductivity gauge implements a model of power dissipation to accurately measure gas pressure. An envelope surrounds a gas volume, and a sensor wire is positioned within the gas volume. The controller provides a model of power dissipation from the thermal conductivity gauge, including power loss due to conductive heat loss from sensor wire end contacts, radiative loss from the sensor wire toward the gas envelope, and pressure dependent conductive heat loss from the sensor wire through surrounding gas. The controller then applies a power input to the sensor wire to heat the sensor wire, and measures total power dissipation WT, sensor wire temperature Ts, and envelope temperature Te during the application of the power input. Gas pressure within the envelope is determined based on the measured WT, Ts and Te and the model of power dissipation.

IPC Classes  ?

  • G01L 21/12 - Vacuum gauges by measuring variations in the heat conductivity of the medium, the pressure of which is to be measured measuring changes in electric resistance of measuring members, e.g. of filaments; Vacuum gauges of the Pirani type

16.

Read Collision Avoidance in Sequential Mixed Workloads

      
Application Number 18348314
Status Pending
Filing Date 2023-07-06
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Hutchison, Neil
  • Liu, Haining
  • Lo, Jerry
  • Gorobets, Sergey Anatolievich

Abstract

A data storage device processes a mixed workload including a plurality of superblocks to be written to and read from a plurality of memory dies, where each of the plurality of superblocks to be apportioned among the plurality of memory dies. The data storage device writes a first data stripe associated with a first superblock to the plurality of memory dies according to a sequential write pattern, and reads the first data stripe associated with the first superblock from the plurality of memory dies according to a sequential read pattern. The sequential write pattern causes the controller to write to the plurality of memory dies in a first order of memory dies. The sequential read pattern causes the controller to read from the plurality of memory dies in a second order of memory dies different from the first order of memory dies, thereby reducing read collisions.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

17.

Oversampled Phase Lock Loop in a Read Channel

      
Application Number 17958877
Status Pending
Filing Date 2022-10-03
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Oboukhov, Iouri
  • Burton, Derrick E.
  • Galbraith, Richard

Abstract

Example systems, read channels, and methods provide an oversampled digital phase lock loop for use in a read channel. The phase lock loop receives a digital data signal comprised of oversampled digital signal values with a sample rate that is a multiple of the baud rate of the channel. A set of oversampled digital signal values is selected for each iteration of the phase lock loop to correct the phase of an analog-to-digital converter. The phase lock loop determines a phase gradient, based on an iterative detector, and feeds back a phase correction for the next iteration of the phase lock loop. A baud rate digital data signal is provided to the rest of the channel based on down sampling or interpolated based on the phase gradient.

IPC Classes  ?

  • H03L 7/08 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop
  • H03L 7/091 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
  • H03L 7/099 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

18.

METHOD AND SYSTEM FOR FRAUD PREVENTION

      
Application Number 17960323
Status Pending
Filing Date 2022-10-05
First Publication Date 2024-04-11
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Joseph, Jerome
  • Tanuku, Siva
  • Kizhakkey, Ramu
  • Krishnagi, Kumar Rao
  • Middleton, Heidi

Abstract

A method and a system for detecting suspicious transactions and providing warnings in advance of executing the transactions in order to prevent fraud are provided. The method includes: receiving a request to conduct a transaction with an entity by using a digital payment application, the request including first profile information that relates to the entity; retrieving second profile information that relates to the requestor; comparing the first profile information with the second profile information; and determining, based on a result of the comparison, whether to suspend the requested transaction. When a determination is made that the proposed transaction may be fraudulent, the transaction may be suspended and a warning message may be sent to the requestor in order to afford an opportunity to avoid the fraud.

IPC Classes  ?

  • G06Q 20/40 - Authorisation, e.g. identification of payer or payee, verification of customer or shop credentials; Review and approval of payers, e.g. check of credit lines or negative lists

19.

POWER-PER-PROCESSING EVENT ESTIMATES BASED ON TOTAL POWER CONSUMPTION MEASUREMENTS WITHIN A DATA STORAGE DEVICE

      
Application Number 17959037
Status Pending
Filing Date 2022-10-03
First Publication Date 2024-04-11
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Hassan, Yoseph
  • Sharon, Eran
  • Benisty, Shay
  • Navon, Ariel

Abstract

Methods and apparatus for power management in data storage devices are provided. One such data storage device (DSD) includes a non-volatile memory (NVM), a set of hardware processing engines, and a power sensor to detect a total power consumption of the set of hardware processing engines. A processor is configured to determine a power-per-processing event value for each of the set of processing engines based on total power consumption measurements, then control delivery of power to the processing engines based on the power-per-processing event values in accordance with a power budget. In some examples, the DSD employs a least-squares procedure to estimate the power-per-processing event values so the values can be determined without needing to measure the individual power consumption of the processing engines. Exemplary processing engines include a Read engine, a Write engine, etc. A recursive least-squares update procedure is also described.

IPC Classes  ?

  • G06F 1/3206 - Monitoring of events, devices or parameters that trigger a change in power modality

20.

SYSTEM, METHOD, AND COMPUTER PROGRAM TO FORMULATE AND VISUALIZE INSIGHTS FOR STOCK TRADING BASED ON OPTIMAL HISTOGRAM VALUES AND MACHINE LEARNING CONFIDENCE SCORES

      
Application Number 17956277
Status Pending
Filing Date 2022-09-29
First Publication Date 2024-04-04
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor Yeung, Alan

Abstract

Various methods, apparatuses/systems, and media for generating a confidence score for trading an equity are disclosed. A processor transforms received historical raw data associated with trading an equity into corresponding bear and bull cycles by applying a predefined algorithm; calculates days in group (DIG) values and histogram values for every bear and bull cycles associated with the equity; receives new raw data associated with the equity; implements a machine learning model that receives the calculated DIG values, the histogram values, the new raw data, and buy or sell labels as input and outputs a confidence score to buy or sell the equity; generates a boxplot digital display onto the user interface that displays the confidence score, the DIG values, and the histogram values; and receives user input via the user interface to buy or sell the equity based on determining that the confidence score meets a predefined threshold value.

IPC Classes  ?

  • G06Q 40/04 - Trading; Exchange, e.g. stocks, commodities, derivatives or currency exchange

21.

RELIABILITY ASSESSMENT FOR USE WITH POWER-PER-PROCESSING EVENT ESTIMATIONS WITHIN A DATA STORAGE DEVICE

      
Application Number 18132230
Status Pending
Filing Date 2023-04-07
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Navon, Ariel
  • Sharon, Eran
  • Hassan, Yoseph
  • Benisty, Shay

Abstract

Methods and apparatus for power management in data storage devices are provided. One such data storage device (DSD) includes a non-volatile memory (NVM), a set of hardware processing engines, and a power sensor to measure a total power consumption of the set of hardware processing engines. A processor is configured to determine a power-per-processing event value for each of the set of processing engines based on total power consumption measurements, then control delivery of power to the processing engines based on the power-per-processing event values in accordance with a power budget. In some examples, the DSD employs a least-squares procedure to estimate the power-per-processing event values so the values can be determined without needing to measure the individual power consumption of the processing engines. Procedures are also provided for assessing the accuracy of the power-per-processing event values and for controlling further operations based on the assessment.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

22.

SYSTEMS AND METHODS FOR MOBILE WALLET PAYMENTS

      
Application Number 18529722
Status Pending
Filing Date 2023-12-05
First Publication Date 2024-04-04
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Spector, Howard
  • Connolly, Eric
  • Moore, John D
  • Hiebler, Nancy E
  • Naggar, Michael
  • Hammad, Ayman A
  • Dao, Tuan
  • Maranani, Venkata

Abstract

Systems and methods for mobile wallet payments are disclosed. In one embodiment, in an information processing apparatus comprising at least one computer processor, a method for conducting a payment using an electronic wallet may include: (1) a mobile application receiving a selection of an alternate payment currency; the mobile application receiving a payment payload from an issuer; the mobile application providing the selection of the alternate payment currency and an identifier to the issuer; and the mobile application providing the payment payload and the identifier to a merchant host. The merchant host may communicate the identifier to the issuer, and the issuer may identify selection of the alternate payment currency based on the identifier.

IPC Classes  ?

  • G06Q 20/36 - Payment architectures, schemes or protocols characterised by the use of specific devices using electronic wallets or electronic money safes
  • G06Q 20/22 - Payment schemes or models
  • G06Q 20/32 - Payment architectures, schemes or protocols characterised by the use of specific devices using wireless devices

23.

METHOD, SYSTEM AND COMPUTER READABLE MEDIUM FOR THE AUTOMATED RECONSTRUCTION OF AN APPLICATION

      
Application Number 17986309
Status Pending
Filing Date 2022-11-14
First Publication Date 2024-04-04
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Ramadas, Krishna Kumar
  • Srinivasan, Seshadri
  • Syed, Fazlluddin
  • Acharya, Adarsh R
  • Bhuteja, Tarun
  • Jago, Joshua A

Abstract

A method, system and non-transitory computer-readable medium for automated reconstruction of an application. The method, the system, and the non-transitory computer-readable medium cause a processor: receive a workflow that comprises a sequence of microservice operations that correspond to the application; transfer, from a current host platform that is associated with the application, to a backup memory, a copy of an active database that is associated with the application; deactivate the active database from the current host platform; rebuild an operating system of the application; remove a pre-build configuration of the application; install a recovery mode of the application on the current host platform; deploy a post-build configuration of the application; perform a quality assurance process that comprises validating the post-build configuration of the application; and transfer from the backup memory to the current host platform, the copy of the active database.

IPC Classes  ?

  • G06F 11/14 - Error detection or correction of the data by redundancy in operation, e.g. by using different operation sequences leading to the same result

24.

Data Storage Device That Detects And Releases Input Queue Bottlenecks

      
Application Number 17958610
Status Pending
Filing Date 2022-10-03
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Ben-Rubi, Refael

Abstract

A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a read command to read data from the memory device or a write command to write data to the memory device from a host device, determine whether a bottleneck exists in a data/control path between the host device and the memory device, wherein the bottleneck exists in an input queue corresponding to a hardware module of a plurality of hardware modules, and execute a bottleneck release operation when the bottleneck exists in the data/control path between the host device and the memory device, wherein the bottleneck release operation is dependent on whether the bottleneck exists in the input queue. The bottleneck release operation includes changing a clock of the hardware module, moving the command to a different hardware module configured to process the command, and combinations thereof.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 13/16 - Handling requests for interconnection or transfer for access to memory bus

25.

NON-PLANAR ANTENNAS FOR PORTABLE STORAGE DEVICES

      
Application Number 17957330
Status Pending
Filing Date 2022-09-30
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Gupta, Aadesh
  • G, Sudhan Immanuel

Abstract

A portable storage device is provided that includes a first heat sink and a second heat sink, and a printed circuit board disposed between the first heat sink and the second heat sink. The printed circuit board includes a top side, a bottom side, and a peripheral edge disposed between the top side and the bottom side, and a side-plated antenna disposed on the peripheral edge of the printed circuit board. The side-plated antenna is configured to transmit and receive radio frequency signals.

IPC Classes  ?

26.

CONFIGURABLE CAPACITORS WITH 3D NON-VOLATILE ARRAY

      
Application Number 17954757
Status Pending
Filing Date 2022-09-28
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Li, Liang
  • Tian, Xuan
  • Qin, Zhen
  • Zhang, Yanli
  • Li, Yan

Abstract

A stack of alternating layers of dielectric and conductive materials are formed on a substrate. A first portion of the stack of alternating layers forms a plurality of blocks of NAND memory. A second portion of the stack of alternating layers forms a configurable capacitor structure. The configurable capacitor structure is configurable to form one or more capacitors of configurable capacitance.

IPC Classes  ?

  • H01L 27/11582 - Electrically programmable read-only memories; Multistep manufacturing processes therefor with charge-trapping gate insulators, e.g. MNOS or NROM characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
  • G11C 16/04 - Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
  • G11C 16/30 - Power supply circuits
  • H01L 27/11573 - Electrically programmable read-only memories; Multistep manufacturing processes therefor with charge-trapping gate insulators, e.g. MNOS or NROM characterised by the peripheral circuit region

27.

Cobalt-Boron (CoB) Layer for Magnetic Recording Devices, Memory Devices, and Storage Devices

      
Application Number 17956786
Status Pending
Filing Date 2022-09-29
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Okamura, Susumu
  • Le, Quang
  • York, Brian R.
  • Hwang, Cherngye
  • Simmons, Randy G.
  • Ho, Kuok San
  • Takano, Hisashi

Abstract

Embodiments of the present disclosure relate to a cobalt-boron (CoB) layer for magnetic recording devices, memory devices, and storage devices. In one or more embodiments, the CoB layer is part of a spin-orbit torque (SOT) device. In one or more embodiments, the SOT device is part of an SOT based sensor, an SOT based writer, a memory device (such as a magnetoresistive random-access memory (MRAM) device), and/or a storage device (such as a hard disk drive (HDD) or a tape drive). In one embodiment, an SOT device includes a seed layer, and a cap layer spaced from the seed layer. The SOT device includes a spin-orbit torque (SOT) layer, and a nano layer (NL) between the seed layer and the cap layer. The SOT device includes a cobalt-boron (CoB) layer between the seed layer and the cap layer, and the CoB layer is ferromagnetic.

IPC Classes  ?

  • H01F 10/32 - Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
  • C22C 19/07 - Alloys based on nickel or cobalt based on cobalt
  • G11B 5/39 - Structure or manufacture of flux-sensitive heads using magneto-resistive devices
  • H01L 27/22 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate using similar magnetic field effects
  • H01L 43/04 - Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof - Details of Hall-effect devices
  • H01L 43/06 - Hall-effect devices
  • H01L 43/10 - Selection of materials

28.

Data Storage Device That Detects and Releases Bottlenecks In Hardware

      
Application Number 17958594
Status Pending
Filing Date 2022-10-03
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Ben-Rubi, Refael

Abstract

A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a read command to read data from the memory device or a write command to write data to the memory device from a host device, determine whether a bottleneck exists in a data/control path between the host device and the memory device, wherein the bottleneck exists in a hardware module of the plurality of hardware modules, and execute a bottleneck release operation when the bottleneck exists in the data/control path between the host device and the memory device, wherein the bottleneck release operation is dependent on whether the bottleneck exists in the input queue. The bottleneck release operation includes changing a clock of the hardware module, moving the command to a different hardware module configured to process the command, and combinations thereof.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 9/52 - Program synchronisation; Mutual exclusion, e.g. by means of semaphores

29.

Control Table Set Management In Storage Devices

      
Application Number 17958185
Status Pending
Filing Date 2022-09-30
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Thacker, Nikita
  • Suresh, Ruthvick

Abstract

Various devices, such as storage devices or systems are configured to efficiently process and update logical maps within control table sets. Control table sets are often groupings of logical map corresponding to the logical locations of data requested by a host-computing device and the physical locations of the data within the memory array. As data is written and erased, these maps must be updated within the control table set. Received changes to these maps are typically stored and updated in two locations: a cache memory and a control table update list. By tracking and marking various control table sets as dirty or having undergone multiple changes, additional received updates can be stored and updated in only the cache memory, bypassing the second control table change list. By only utilizing one method of updating control table sets, processing overhead is reduced and various read or write activities are more efficiently done.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

30.

Hold-Up Capacitor Failure Handling in Data Storage Devices

      
Application Number 18348316
Status Pending
Filing Date 2023-07-06
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Chodem, Nagi Reddy
  • Gorobets, Sergey Anatolievich
  • Vazaios, Evangelos

Abstract

A data storage device includes a plurality of hold-up capacitors configured to provide back-up power for a non-volatile memory, a controller, and a write cache. The controller is configured to detect one or more failed hold-up capacitors of the plurality of hold-up capacitors; and in response to detecting the one or more failed hold-up capacitors: perform one or more quiesce operations and determine a count of the one or more failed hold-up capacitors. Based on the count of the one or more failed hold-up capacitors, the controller is configured to reallocate the write buffers of the write cache for use in one or more subsequent write operations.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance

31.

METHOD AND SYSTEM FOR ESTIMATING CALL URGENCY FOR IMPROVED CALL QUEUE MANAGEMENT

      
Application Number 18371693
Status Pending
Filing Date 2023-09-22
First Publication Date 2024-04-04
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Mappus, Iv, Rudolph L
  • Pothukuchi, Sri Harsha
  • Kutchen, Peter
  • Vincent, Angel
  • Churchill, Owen
  • Burgos, Jose

Abstract

Methods and systems for estimating call urgency of incoming telephone calls in order to improve call queue management and efficiency with respect to telephone support systems are provided. The method includes: receiving a first incoming telephone call from a first person; determining a geographical location from which the first incoming telephone call is originated; retrieving news information that relates to the geographical location; and assessing, based on the news information, an urgency of the first incoming telephone call. The assessed urgency is then usable for assigning a priority to the first incoming telephone call and determining an order of handling the first incoming telephone call with respect to other incoming telephone calls. The news information may indicate that a natural disaster, a weather event, or a crisis caused by human activity has occurred, and that the urgency is relatively high as a result.

IPC Classes  ?

  • H04M 3/436 - Arrangements for screening incoming calls
  • H04M 3/42 - Systems providing special services or facilities to subscribers

32.

OPERATIONAL AND EXECUTABLE REQUIREMENTS ASSISTANT

      
Application Number 17959755
Status Pending
Filing Date 2022-10-04
First Publication Date 2024-04-04
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Boina, Satyama
  • Kunchala, Rajanikanth

Abstract

A method and a system for using a machine learning model to provide a virtual assistant for automatically guiding and assessing operational and non-functional requirements of an application are provided. The method includes: receiving information that relates to an application; generating one or more questions that relates to the application based on the received information; receiving responses to the questions; measuring one or more metrics that relate to non-functional requirements of the application; and determining whether a non-functional requirement of the application is satisfied based on the received information, the received responses, and the metrics. The questions are generated by executing a machine learning algorithm that is trained by using historical data that relates to non-functional requirements of other similar applications.

IPC Classes  ?

33.

PCIE IN BAND DETERMINISTIC PROTOCOL CROSS FEATURE

      
Application Number 17956780
Status Pending
Filing Date 2022-09-29
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Paramesh, Pradeep Bandammanavar
  • Karuppiah, Muthukumar

Abstract

The present disclosure generally relates to validating memory devices. Rather than using debug hardware (HW) to consume, record, and decode firmware (FW) events, standard non-volatile memory express (NVMe) asynchronous event request (AER) and NVMe asynchronous event notification (AEN) is used. The NVMe AER results in initiating a particular function to be performed by a device under test (DUT) and triggering a cross feature (CF) that should at least partially overlap in time with the particular function. Using NVMe AER and AEN will eliminate the need for debug HW, reduce FW custom logic, and reduce latency.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

34.

FINDING AND RELEASING TRAPPED MEMORY IN ULAYER

      
Application Number 17956783
Status Pending
Filing Date 2022-09-29
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Frid, Marina
  • Genshaft, Igor

Abstract

The present disclosure generally relates to improving memory management. When valid mSets are relocated via mBlock compaction, the uLayer will have some updates for the mSet and consolidation of the mSet will write the mSet to mBlock once more. The disclosure herein reduces the impact of the problem that the same more frequently updated mSets uRegions are consolidated many times and written to flash where the less updated mSets uRegions become trapped uRegions in the uLayer reducing the uLayer capacity and efficacy. The disclosure provides guidance on how to synchronize the uLayer consolidations efficiently and preventing trapping of unused uRegions in the uLayer that reduces the uLayer capacity and efficiency. The synchronizing is between the uLayer consolidation to the mLayer and the mBlock compaction process such that the smaller uLayer efficacy will not be reduced due to trapped uRegions that are less frequently updated.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 12/0804 - Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating

35.

Data Storage with Improved Cache Read

      
Application Number 17956784
Status Pending
Filing Date 2022-09-29
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Ben-Rubi, Refael

Abstract

The present disclosure generally relates to optimizing memory storage performance and power usage. Read operations from flash memory are comprised of a sense operation and a read transfer operation. Usually, these two operations are performed in parallel to achieve high read performance. However, these two operations typically do not take the same amount of time, leading to inefficiencies. By measuring sense busy time, the read transfer clock may be set accordingly so the two operations are equal in time. In so doing, the system will be optimized from both a performance and power consumption point of view.

IPC Classes  ?

  • G11C 7/10 - Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
  • G11C 7/22 - Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
  • G11C 29/52 - Protection of memory contents; Detection of errors in memory contents

36.

DATA STORAGE DEVICE WITH FLOW TRACKING ABILITY

      
Application Number 17959497
Status Pending
Filing Date 2022-10-04
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Ben-Rubi, Refael

Abstract

The present disclosure generally relates to improved event filtering, debugging, and flow communication through a flow identifier. Rather than sending messages or events with no identity or with local identity (that is identity that has meaning only to a few modules, and not to all the modules), this disclosure suggests adding a flow identifier to each message or event. The flow identifier is at least two bits added to each message to be later identified when needed. A first message is sent to a HW or FW module. At either the HW or FW module an event will be generated. When the event is generated the flow identifier will be added to the event. The HW or FW module will then send the generated events along with the flow identifier to the TBRAM. Once received, the TBRAM will send the events along with the flow identifier to a PC.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance

37.

HMB MULTI-SEGMENT OPTIMAL SELECTION

      
Application Number 17958182
Status Pending
Filing Date 2022-09-30
First Publication Date 2024-04-04
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Benisty, Shay

Abstract

The present disclosure generally relates to improved host memory buffer (HMB) segment selection at the initialization phase. Rather than selecting an HMB segment strictly on one parameter, the selection process will consider multiple factors of the HMB segments. Instead of just selecting a HMB segments based on the size of the HMB segment, the data storage device will perform some basic performance measurements on the provided HMB segments before selecting HMB segments. The selection will be based also on the performance results from the various experiments. The experiments are performed in the initialization phase so the performance of the solid state drive (SSD) will not be impacted. The basic experiments include read, write, and mixed operations toward the HMB segments while measuring the performance and QoS.

IPC Classes  ?

  • G06F 11/263 - Generation of test inputs, e.g. test vectors, patterns or sequences
  • G06F 11/34 - Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation

38.

SYSTEMS AND METHODS FOR REMOVAL OF ATTRIBUTES FROM MULTI-MODALITY AND MULTI-ATTRIBUTE DATA

      
Application Number 17934935
Status Pending
Filing Date 2022-09-23
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Shi, Zhonghao
  • Chen, Richard
  • Hu, Shaohan
  • Moriarty, William
  • Pistoia, Marco

Abstract

A method for removing uninterested attributes from multi-modality data may include: receiving, by a multi-modality attribute removal computer program executed by an electronic device, multi-modality data comprising a plurality of modalities from a data source, wherein data in each modality are related; receiving, by the multi-modality attribute removal computer program, an uninterested attribute in the multi-modality data to remove; training, by the multi-modality attribute removal computer program, a modality-focused encoder for each modality of the multi-modality data to remove the uninterested attribute using a removal loss and a retention loss for the respective modality; receiving, by the multi-modality attribute removal computer program, a multi-modality data set for processing; and processing, by the multi-modality attribute removal computer program, the multi-modality data set using the modality-focused encoders, wherein the processing results in a processed multi-modality data set with the uninterested attribute removed and one or more interested attribute retained.

IPC Classes  ?

  • G06F 16/215 - Improving data quality; Data cleansing, e.g. de-duplication, removing invalid entries or correcting typographical errors
  • G06F 16/28 - Databases characterised by their database models, e.g. relational or object models

39.

SCALING APPLICATION INSTANCES BASED ON LAG IN A MESSAGE BROKER

      
Application Number 17955319
Status Pending
Filing Date 2022-09-28
First Publication Date 2024-03-28
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Ravi, Prakash
  • Evers, Maxwell
  • Meshram, Amit Kumar
  • Medishetty, Sanjeev

Abstract

In one example, a method for dynamically scaling computer resources in a cloud computing environment is disclosed. The method includes determining lag state information of a message broker. The message broker handles real-time data exchanged with application instances running in a cloud service. The method includes determining whether the lag state information indicates a change to the application instances running in the cloud service. If the lag state information indicates a change, the method includes providing instructions to the cloud service to alter the application instances.

IPC Classes  ?

  • G06F 9/50 - Allocation of resources, e.g. of the central processing unit [CPU]
  • G06F 9/48 - Program initiating; Program switching, e.g. by interrupt
  • G06F 11/34 - Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation
  • H04L 67/1001 - Protocols in which an application is distributed across nodes in the network for accessing one among a plurality of replicated servers

40.

METHOD AND SYSTEM FOR OPTIMAL STOPPING USING FAST PROBABILISTIC LEARNING ALGORITHMS

      
Application Number 18203748
Status Pending
Filing Date 2023-05-31
First Publication Date 2024-03-28
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Dwarakanath, Kshama
  • Dervovic, Danial
  • Tavallali, Peyman
  • Vyetrenko, Svitlana
  • Balch, Tucker Richard

Abstract

A method for using a Gaussian Process-based algorithm to approximate an optimal stopping of a time series that corresponds to a sequence of events is provided. The method includes: receiving information that relates to an event sequence; estimating, based on the received information, a first potential reward that is obtained by stopping the event sequence at a first time, and a set of respective second potential rewards that are obtained by stopping the event sequence at corresponding times; and determining, based on the estimated first and second potential rewards, an optimal time for stopping the event sequence. The event sequence may include a numerical sequence that is modeled as a statistical learning method via a Gaussian Process (GP) function and/or a deep GP function that indicates a probability density distribution of the items in the numerical sequence over a predetermined time interval.

IPC Classes  ?

  • G05B 13/04 - Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric involving the use of models or simulators
  • G05B 13/02 - Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric

41.

SYSTEM AND METHOD FOR IMPLEMENTING A CLOUD AGNOSTIC DATA MESH MODULE

      
Application Number 18374169
Status Pending
Filing Date 2023-09-28
First Publication Date 2024-03-28
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Jain, Anu
  • Nagvekar, Ravi
  • Mcclure, Anne
  • Nath, Sovon
  • Bonomo, Brian
  • Agostinelli, Matthew P
  • Gutta, Ram

Abstract

Various methods, apparatuses/systems, and media for providing centralized seamless data access are disclosed. A processor builds a data mesh architecture in a cloud environment. The data mesh architecture includes a single central hub account provided between a plurality of data producer accounts and a plurality of data consumer accounts. The processor causes the plurality of data producer accounts to publish different types of data received from a plurality of data sources onto the single central hub account along with corresponding metadata. The processor also causes the single central hub account to: incorporate the metadata into an application; receive a request from the plurality of data consumer accounts to access the published different types of data from the single central hub account; and control who from the plurality of data consumer accounts can access the published different types of data from the single central hub account based on the metadata.

IPC Classes  ?

  • H04L 9/40 - Network security protocols
  • H04L 67/1001 - Protocols in which an application is distributed across nodes in the network for accessing one among a plurality of replicated servers
  • H04L 67/12 - Protocols specially adapted for proprietary or special-purpose networking environments, e.g. medical networks, sensor networks, networks in vehicles or remote metering networks

42.

SYSTEMS AND METHODS FOR AUTOMATED NOTIFICATION AND RESOLUTION OF TRIGGER EVENTS

      
Application Number 18529766
Status Pending
Filing Date 2023-12-05
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sanghvi, Hetal
  • Vora, Tejal
  • Noronha, Candice
  • Mehta, Vinesh
  • Tinwala, Ismail

Abstract

Systems and methods for automated notification and resolution of trigger events are disclosed. According to one embodiment, a method for automated notification and resolution of trigger events may include: (1) monitoring, by a backend computer program, an account for a trigger condition; (2) generating, by the backend computer program, a voice notification for the trigger condition; (3) communicating, by the backend computer program, the voice notification to an electronic device associated with the account and a link to a network location to resolve the trigger condition; (4) presenting, by the backend computer program and at the network location to resolve the trigger condition, one or more resolution options; (5) receiving, by the backend computer program and at the network location to resolve the trigger condition, a selection of one of the one or more resolution options; and (6) executing, by the backend computer program, the selected resolution option.

IPC Classes  ?

  • G06Q 20/40 - Authorisation, e.g. identification of payer or payee, verification of customer or shop credentials; Review and approval of payers, e.g. check of credit lines or negative lists
  • G06F 9/54 - Interprogram communication

43.

Independent Reader/Writer Overcoats for an SGV Tape Head

      
Application Number 17954089
Status Pending
Filing Date 2022-09-27
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Seagle, David J.
  • Biskeborn, Robert G.

Abstract

The present disclosure generally relates to a tape head and a tape head drive including a tape head. The tape head comprises at least one same gap verify (SGV) module comprising a closure, a substrate, and a plurality of write transducer and read transducer pairs disposed between the substrate and the closure. The write transducer and the read transducer of each pair are aligned in a first direction and spaced a distance in the downtrack direction of about 5 μm to about 20 μm. A first overcoat is disposed over each write transducer at a media facing surface (MFS), and a second overcoat is disposed over each read transducer at the MFS. The first and second overcoats may comprise different materials, and are deposited during different processes.

IPC Classes  ?

  • G11B 5/255 - Structure or manufacture of the surface of the head in physical contact with, or immediately adjacent to, the recording medium; Pole pieces; Gap features comprising means for protection against wear
  • G11B 5/008 - Recording on, or reproducing or erasing from, magnetic tapes or wires

44.

GLASS SHEET FOR FABRICATING MAGNETIC RECORDING MEDIA AND METHOD OF FABRICATING MAGNETIC RECORDING MEDIA

      
Application Number 17955403
Status Pending
Filing Date 2022-09-28
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Suzuki, Shoji
  • Shieh, Mary Grace

Abstract

A glass sheet configured to be cut into glass substrates for magnetic recording disks is described. The glass sheet includes a first surface. For surface features of the first surface with a feature wavelength of 60 to 500 micrometers (μm), a root mean square of a surface topography of the surface features determined using a surface analysis on the first surface with incident and reflected light is given as a microwaviness. A maximum value of the microwaviness of any arbitrary region of the first surface may be between 1.2 nanometers (nm) and 2.8 nm, inclusive of 1.2 nm and 2.8 nm. After the surface analysis, the glass sheet may be cut into the glass substrates in response to determining that the maximum value of the microwaviness is in the noted range. Further, a method of fabricating glass substrates from a glass sheet is described.

IPC Classes  ?

  • C03B 33/04 - Cutting or splitting in curves, especially for making spectacle lenses
  • G11B 5/73 - Base layers
  • G11B 5/84 - Processes or apparatus specially adapted for manufacturing record carriers

45.

METHOD AND SYSTEM FOR GENERATION OF INTERPRETABLE TIME SERIES WITH IMPLICIT NEURAL REPRESENTATIONS

      
Application Number 18215499
Status Pending
Filing Date 2023-06-28
First Publication Date 2024-03-28
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Fons, Elizabeth
  • Vyetrenko, Svitlana
  • El-Laham, Yousef
  • Sztrajman, Alejandro
  • Iosifidis, Alexandros

Abstract

A method and a system for using implicit neural representations for generation of interpretable time series are provided. The method includes: receiving time series information, such as pairings of time coordinate values with time series signal values, that relates to an event sequence; generating, based on the time series information, an implicit neural representation of the event sequence that includes a plurality of embedded values and a corresponding plurality of weights; and using the implicit neural representation to predict at least one item of information that relates to the event sequence and is not included in the received time series information, such as an interpolation or an extrapolation of the time series.

IPC Classes  ?

46.

SYSTEMS AND METHODS FOR EFFICIENT SPEECH REPRESENTATION

      
Application Number 18471876
Status Pending
Filing Date 2023-09-21
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sun, Pheobe
  • Shi, Ruibo
  • Moran, Sean

Abstract

Systems and methods for efficient speech representation are disclosed. In one embodiment, a method for efficient speech representation may include training a teacher model using training data to get embeddings from intermediate and/or final layers of the teacher model; training a student model using training data processed with audio distortion to have outputs matching the embeddings from the teacher model; and injecting known hand-crafted audio features into intermediate or final layers of the student model.

IPC Classes  ?

  • G10L 15/06 - Creation of reference templates; Training of speech recognition systems, e.g. adaptation to the characteristics of the speaker's voice
  • G10L 15/16 - Speech classification or search using artificial neural networks

47.

SYSTEMS AND METHODS FOR ASSESSING MERGERS AND ACQUISITION VULNERABILITIES IN FINANCIAL MARKETS

      
Application Number 17935353
Status Pending
Filing Date 2022-09-26
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Solda, Andrea
  • Thompson, Ashleigh Ann
  • Stambouli, Dhia E
  • Porretti, Alfredo
  • Novak, Darren

Abstract

Systems and methods for assessing mergers and acquisition vulnerabilities in financial markets are disclosed. Embodiments allow advising institutions, such as financial institutions, to recognize times when a hostile party might take advantage of a market climate or other adverse events and attempt a hostile takeover. Embodiments may monitor public markets and may quantify the vulnerability of any given company based on publicly available data to protect the interests of these companies before other parties can exploit these vulnerabilities.

IPC Classes  ?

  • G06Q 10/06 - Resources, workflows, human or project management; Enterprise or organisation planning; Enterprise or organisation modelling

48.

METHOD AND SYSTEM FOR ACTIONABLE SMART MONITORING OF ERROR MESSAGES

      
Application Number 17953944
Status Pending
Filing Date 2022-09-27
First Publication Date 2024-03-28
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Dolga, Rares
  • Alamir, Salwa Husam
  • Shah, Sameena

Abstract

A method and a system for providing actionable smart monitoring of error messages generated during repave microservice operations in order to reduce the number of human interventions required are provided. The method includes: receiving reports that relate to system failures; analyzing each report to determine features that relate to the system failures; clustering the features into a set of feature groups; determining a corresponding report as a representative error indicator for each respective feature group; and generating, for each respective feature group, a cluster representative message that identifies the corresponding report. The cluster representative messages are then displayable on a user interface to facilitate efficient user action to address system failures and errors.

IPC Classes  ?

  • G06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance
  • G06F 9/451 - Execution arrangements for user interfaces

49.

NVMe Copy Command Acceleration

      
Application Number 17950386
Status Pending
Filing Date 2022-09-22
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor Benisty, Shay

Abstract

A data storage device includes a memory device and a controller coupled to the memory device. When a copy command is received by the controller from a host device, the controller reads the relevant data from one or more first locations of the memory device. The data is the processed by an Rx path, where the data is decoded, decrypted, and verified. Rather than providing the data back to the host device or being made available to the host device, a copy accelerator loops the data from the Rx path to a Tx path, where protection information is generated and added to the data and the data is encrypted and encoded. The data is then programmed back to the memory device in a second location. By using the copy accelerator, a latency associated with performing copy command operations and other data management operations may be decreased.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

50.

UNALIGNED DEALLOCATED LOGICAL BLOCKS DATAPATH SUPPORT

      
Application Number 17950603
Status Pending
Filing Date 2022-09-22
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor Benisty, Shay

Abstract

The present disclosure generally relates to improved unaligned deallocated logical block transfer. Rather than stalling the data-path in unaligned deallocated LBA scenarios, the data-path will work regularly while ignoring the unaligned deallocated indication. The old and non-valid data received for the unaligned deallocated LBA will be written to the host. The device controller will detect the unaligned deallocated LBA and overwrite the data with other values such as 0's or 1's as specified in the standard. The implementation increases the performance of unaligned deallocated commands and the endurance of the NVM. The implementation also simplifies the logic implemented in the device controller.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

51.

Automated Fast Path Processing

      
Application Number 17951993
Status Pending
Filing Date 2022-09-23
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sivasankaran, Vijay
  • Agarwal, Dinesh
  • Palityka, Mikhail

Abstract

Processing commands received from a host computing device by a storage device can require a large amount of processing overhead. This demand for ever greater processing power increases as the size of storage devices increase. Traditional methods have added an increasing number of processors or CPUs to handle these requirements. However, by utilizing a fast path accelerated processing pipeline, additional processors may not be necessary. An accelerated processing pipeline can be configured to bypass one or more steps that are required by non-priority processing pipelines. Each received command can be parsed to determine if it is suitable for accelerated processing. The command can be required to access data in a limited region of the memory device, or to have any data necessary to process the command already in a cache memory. Upon completion of verifications, commands can be placed in a priority queue that is processed before a non-priority queue.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

52.

Adjustable Code Rates and Dynamic ECC in a Data Storage Device with Write Verification

      
Application Number 17952463
Status Pending
Filing Date 2022-09-26
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Oboukhov, Iouri
  • Burton, Derrick E.
  • Hanson, Weldon M.
  • Ravindran, Niranjay
  • Galbraith, Richard
  • Goode, Jonas

Abstract

Example channel circuits, data storage devices, and methods for using an adjustable code rate based on an extendable parity code matrix based on write verification determining extended parity are described. A data unit with a base set of parity bits may be written to a non-volatile storage medium and then read back for write verification. The data unit may be decoded using the base set of parity bits and corresponding primary parity matrix. Based on the decoding of the write verification read signal, a number of parity bits for an extended set of parity bits may be determined and the extended set of parity bits may be stored to an extended parity storage location for use during subsequent read operations.

IPC Classes  ?

  • H03M 13/11 - Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
  • H03M 13/00 - Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes

53.

Magnetoresistive Devices Comprising A Synthetic Antiferromagnetic Coupling Layer Of RuAl Having a (110) Texture

      
Application Number 17951596
Status Pending
Filing Date 2022-09-23
First Publication Date 2024-03-28
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Okamura, Susumu
  • Freitag, James Mac
  • Zheng, Yuankai
  • York, Brian R.

Abstract

The present disclosure generally relates to magnetoresistive (MR) devices. The MR device comprises a synthetic antiferromagnetic (SAF) layer that increases exchange coupling field, and in turn, less magnetic noise of such devices. The MR device comprises a first ferromagnetic (FM1) layer and a second ferromagnetic (FM2) layer, in between which is an SAF spacer of RuAl alloy having a B2 crystalline structure which may grow epitaxial on BCC (110) or FCC (111) textures, meaning that the (110) or (111) plane is parallel to the surface of MR device substrate. Further, amorphous layers may be inserted into the device structure to reset the growth texture of the device to a (001), (110), or (111) texture in order to promote the growth of tunneling barrier layers or antiferromagnetic (AF) pinning layers.

IPC Classes  ?

  • H01L 43/08 - Magnetic-field-controlled resistors
  • G01R 33/09 - Magneto-resistive devices
  • G11B 5/39 - Structure or manufacture of flux-sensitive heads using magneto-resistive devices
  • G11C 11/16 - Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
  • H01F 10/32 - Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
  • H01L 27/22 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate using similar magnetic field effects
  • H01L 43/10 - Selection of materials

54.

Slider air bearing designs with side blocker for contamination robustness

      
Application Number 18350544
Grant Number 11942124
Status In Force
Filing Date 2023-07-11
First Publication Date 2024-03-26
Grant Date 2024-03-26
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Hu, Yong
  • Dorius, Lee K.
  • Nguyen, Hung V.
  • Nakamura, Taichi

Abstract

A slider may include a first side-edge surface, a second side-edge surface, and an air-bearing surface (ABS) comprising: a first side cavity adjacent to the first side-edge surface, and a first island side blocker situated at a mouth of the first side cavity, wherein: a first outer surface of the first island side blocker forms a portion of the first side-edge surface, a second outer surface of the first island side blocker is recessed from the first side-edge surface, a first side opening is situated on a leading side of the first island side blocker, and a second side opening is situated on a trailing side of the first island side blocker.

IPC Classes  ?

  • G11B 5/60 - Fluid-dynamic spacing of heads from record carriers
  • F16C 32/06 - Bearings not otherwise provided for with moving member supported by a fluid cushion formed, at least to a large extent, otherwise than by movement of the shaft, e.g. hydrostatic air-cushion bearings

55.

Data storage device

      
Application Number 29775449
Grant Number D1019637
Status In Force
Filing Date 2021-03-23
First Publication Date 2024-03-26
Grant Date 2024-03-26
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Kwon, Minsung
  • Calderon, Alfonso
  • Kaufman, Adam

56.

Data storage device

      
Application Number 29775446
Grant Number D1019668
Status In Force
Filing Date 2021-03-23
First Publication Date 2024-03-26
Grant Date 2024-03-26
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Niizawa, Derek
  • Kwon, Minsung
  • Calderon, Alfonso

57.

METHOD AND SYSTEM FOR ESTIMATING CALL DURATIONS FOR IMPROVED CALL QUEUE MANAGEMENT

      
Application Number 17945565
Status Pending
Filing Date 2022-09-15
First Publication Date 2024-03-21
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Mappus, Iv, Rudolph L.
  • Pothukuchi, Sri Harsha
  • Vincent, Angel
  • Kutchen, Peter
  • Churchill, Owen
  • Burgos, Jose

Abstract

Methods and systems for estimating call durations while handling incoming telephone calls in order to improve call queue management and efficiency with respect to telephone support systems are provided. The method includes: receiving a first incoming telephone call from a first person; retrieving historical information that relates to the first person; forecasting, based on the historical information, a next customer state that relates to the first person; and estimating, based on the forecasted next customer state, a potential duration of the first incoming call. The estimated call duration is then usable for assigning a priority to the first incoming call and determining an order of handling the first incoming call with respect to each of a plurality of other incoming calls based on the assigned priority.

IPC Classes  ?

  • H04M 3/42 - Systems providing special services or facilities to subscribers
  • H04M 3/428 - Arrangements for placing incoming calls on hold
  • H04M 3/436 - Arrangements for screening incoming calls

58.

SYSTEM AND METHOD FOR EXPRESSION PARSER, INVOKER AND TRANSFORMATION OF DATA

      
Application Number 17945572
Status Pending
Filing Date 2022-09-15
First Publication Date 2024-03-21
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Joshi, Amit
  • Nirmal, Hans P.

Abstract

Various methods, apparatuses/systems, and media for data migration readiness of a target data source are disclosed. A processor hosts an application on a cloud server; receives data corresponding to the application from a plurality of types of data sources; defines expressions to be applied to the data for parsing and transforming the data dynamically on the cloud server; validates the defined expressions based on a determination that each defined expression meets a predefined threshold value; generates a lookup data file in a predefined file format in response to validating the defined expressions; parses the lookup data file; dynamically transforms the data based on the parsed lookup data file and applying the validated expressions; and generates an output file in the predefined file format for consumption after transforming the data.

IPC Classes  ?

  • G06F 16/11 - File system administration, e.g. details of archiving or snapshots

59.

METHOD AND SYSTEM FOR GENERATION OF FORMAT-PRESERVING TOKENS TO SECURE SENSITIVE DATA

      
Application Number 17946710
Status Pending
Filing Date 2022-09-16
First Publication Date 2024-03-21
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Dathathreya, Gnani
  • Nadareishvili, Irakli

Abstract

A method and system for generating a token for securing sensitive data are provided. The method includes receiving first information that relates to a first format of a first type of data and second information that relates to a second format of a second type of data; defining a first algorithm for generating a first token that has the first format and a second algorithm for generating a second token that has the second format; using the first algorithm to generate a set of unique first tokens; using the second algorithm to generate a set of unique second tokens; and when a request for protecting sensitive data that has either the first format or the second format is received, retrieving a first token or a second token and associating the retrieved token with the sensitive data. The method is optimized for issuing tokens of any format.

IPC Classes  ?

  • G06F 21/62 - Protecting access to data via a platform, e.g. using keys or access control rules

60.

CHEMISORBED LUBRICANTS FOR DATA STORAGE DEVICES

      
Application Number 18204270
Status Pending
Filing Date 2023-05-31
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • He, Xingliang
  • Xu, Huaming
  • Wen, Jianming
  • Lee, Charles Cheng-Hsing

Abstract

A lubricant adheres to a magnetic recording medium via at least one of chemisorption or bonding, and contains a perfluorinated polyether attached to or terminated with a functional group that is phosphonic acid, silanol or carboxylic acid, and may be: A lubricant adheres to a magnetic recording medium via at least one of chemisorption or bonding, and contains a perfluorinated polyether attached to or terminated with a functional group that is phosphonic acid, silanol or carboxylic acid, and may be: R1—Rf—R1 where Rf is —CF2O(CF2CF2CF2CF2O)n—, —CF2O(CF2CF2CF2O)nCF2—, —CF2O[CF(CF3)CF2O]nCF2—, —CF2O(CF2CF2O)m(CF2O)nCF2—, —CF2O(CF2CF2O)nCF2—, n, m is from 1 to 100 and R1 is the functional group. A lubricant is formed from a multiple ether segments according to formula: A lubricant adheres to a magnetic recording medium via at least one of chemisorption or bonding, and contains a perfluorinated polyether attached to or terminated with a functional group that is phosphonic acid, silanol or carboxylic acid, and may be: R1—Rf—R1 where Rf is —CF2O(CF2CF2CF2CF2O)n—, —CF2O(CF2CF2CF2O)nCF2—, —CF2O[CF(CF3)CF2O]nCF2—, —CF2O(CF2CF2O)m(CF2O)nCF2—, —CF2O(CF2CF2O)nCF2—, n, m is from 1 to 100 and R1 is the functional group. A lubricant is formed from a multiple ether segments according to formula: Re1—Rb1-Ri-Rc-Ri-Rb2—Re2; where Rc includes perfluoroalkyl ether, Rb1 and Rb2 are, independently, a sidechain segment including a perfluoroalkyl ether, optional Ri independently is a divalent linking segment including a functional group including elements from periodic table Group 13-17, and of Re1 and Re2 are phosphonic acid, silanol or carboxylic acid. Lubricant synthesis includes reacting a perfluorinated polyether with a halogenated functional group, selected from phosphonic acid, silanol or carboxylic acid.

IPC Classes  ?

  • C10M 107/48 - Lubricating compositions characterised by the base-material being a macromolecular compound containing phosphorus
  • C10M 107/50 - Lubricating compositions characterised by the base-material being a macromolecular compound containing silicon
  • G11B 5/72 - Protective coatings, e.g. anti-static
  • G11B 5/725 - Protective coatings, e.g. anti-static containing a lubricant

61.

METHOD AND SYSTEM FOR SIMULATION OF LIMIT ORDER BOOK MARKETS

      
Application Number 18210852
Status Pending
Filing Date 2023-06-16
First Publication Date 2024-03-21
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Coletta, Andrea
  • Vyetrenko, Svitlana
  • Balch, Tucker Richard

Abstract

A method for using an artificial intelligence (AI) model to simulate a limit order book market in order to facilitate study and evaluation of trading strategies is provided. The method includes: receiving information that relates to a state of the market at a particular time; and determining, based on the information, a potential market action that is expected to occur. The determination is made by applying an AI algorithm that implements a machine learning technique to determine the potential market action. The AI algorithm is trained by using historical data that relates to the market.

IPC Classes  ?

  • G06Q 40/04 - Trading; Exchange, e.g. stocks, commodities, derivatives or currency exchange

62.

SYSTEMS AND METHODS FOR INTEROPERABILITY AMONG PERSON-TO-PERSON FUNDING APPLICATIONS

      
Application Number 18469403
Status Pending
Filing Date 2023-09-18
First Publication Date 2024-03-21
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Kung, Sonny
  • James, Jonathan
  • Kimmerling, Julie
  • Badu, Jeevan
  • Wheeler, Seth
  • Beer, Allison
  • Anthony, Davina
  • Peddy, Nick
  • Cuchural, John
  • Doup, Matt

Abstract

In some aspects, the techniques described herein relate to a method including: aggregating data for use in an interoperable P2P application; transferring funds from a user's account associated with a first disparate P2P funding application to fund an account associated with the interoperable P2P application; transferring the funds from the account associated with the interoperable P2P application to an account associated with a second disparate P2P application; initiating a transfer of the funds from the user's account associated with a second disparate P2P application to a colleague's account associated with the second disparate P2P application; and recording transactions carried out by the interoperable P2P application in a ledger system associated with the interoperable P2P application.

IPC Classes  ?

  • G06Q 20/22 - Payment schemes or models
  • G06Q 20/10 - Payment architectures specially adapted for home banking systems
  • G06Q 20/38 - Payment architectures, schemes or protocols - Details thereof
  • H04L 9/00 - Arrangements for secret or secure communications; Network security protocols

63.

SYSTEMS AND METHODS FOR DYNAMIC INCLUSION OF ENHANCED DATA IN TRANSACTIONS

      
Application Number 18523152
Status Pending
Filing Date 2023-11-29
First Publication Date 2024-03-21
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Spector, Howard
  • Beer, Allison
  • Mullaney, Craig M.
  • Brahmbhatt, Vimal
  • Samuels, Brent

Abstract

Systems and methods for dynamic inclusion of enhanced data in transactions are disclosed. According to another embodiment, in an information processing apparatus comprising at least one computer processor, a method for conducting a mobile wallet payment with dynamic enhanced data using a mobile payment application may include: (1) receiving, from a merchant point of transaction device, a transaction request from a mobile payment application executed by a mobile electronic device, the transaction request comprising a unique identifier for a financial instrument provisioned to a mobile wallet computer application and a payment option selection; and (2) processing the transaction request according to the payment option selection.

IPC Classes  ?

  • G06Q 20/36 - Payment architectures, schemes or protocols characterised by the use of specific devices using electronic wallets or electronic money safes
  • G06Q 20/10 - Payment architectures specially adapted for home banking systems
  • G06Q 20/20 - Point-of-sale [POS] network systems
  • G06Q 20/22 - Payment schemes or models
  • G06Q 20/32 - Payment architectures, schemes or protocols characterised by the use of specific devices using wireless devices
  • G06Q 20/38 - Payment architectures, schemes or protocols - Details thereof
  • G06Q 20/40 - Authorisation, e.g. identification of payer or payee, verification of customer or shop credentials; Review and approval of payers, e.g. check of credit lines or negative lists
  • G06Q 30/0207 - Discounts or incentives, e.g. coupons or rebates

64.

EFFICIENT L2P DRAM FOR HIGH-CAPACITY DRIVES

      
Application Number 17945586
Status Pending
Filing Date 2022-09-15
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Benisty, Shay

Abstract

The present disclosure generally relates to improving space efficiency when storing logical to physical (L2P) entries. Rather than writing a physical block address (PBA) spanning multiple entries, the PBA is split between a first portion stored in the buffer with the remaining bits of the PBA added to the metadata buffer. The metadata buffer is sub-optimal due to the small size of the metadata relative to the entry and therefore, adding extra bits to the metadata buffer will make the metadata buffer more optimal. In this scheme, the alignment is preserved, the system becomes more optimal in terms of DRAM access, and the metadata buffer can be easily optimized and adapted.

IPC Classes  ?

  • G06F 12/0802 - Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
  • G06F 12/1027 - Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

65.

Dynamic And Shared CMB And HMB Allocation

      
Application Number 17949132
Status Pending
Filing Date 2022-09-20
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Benisty, Shay

Abstract

A data storage device includes a controller. The controller includes a controller memory buffer (CMB). The controller is configured to associate both the CMB and a host memory buffer (HMB) of a host device as a single buffer pool with a plurality of CMB buffers and a plurality of HMB buffers. The controller is further configured to allocate either a CMB buffer or a HMB buffer based on a tradeoff between latency and performance between using the CMB or using the HMB to store data. By leveraging the benefits of both the CMB and the HMB to store data, the overall performance of the data storage device may be improved.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

66.

TOGGLE MODE INTERFACE FOR DATA INTEGRITY PROTECTION

      
Application Number 17933823
Status Pending
Filing Date 2022-09-20
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Vlaiko, Julian
  • Darne, Siddhesh
  • Borukhov, Hanan
  • Ramachandra, Venky
  • Shah, Grishma
  • Vaysman, Dmitry

Abstract

Aspects of a storage device including a memory and a controller are provided, which allow for error detection or data integrity checking during data transfer of write operations and read operations. The controller may be configured to generate data integrity information based on at least one data byte to be written to the memory, and to transfer the at least one data byte contemporaneously with the data integrity information on separate data paths to the memory. The controller may be configured to select between transferring data bus inversion information or the data integrity information based on whether a data integrity protection mode is active between the memory and the controller. The memory may be configured to receive the at least one data byte and the data integrity information from the controller, and detect whether an error exists in the at least one data byte based on the data integrity information.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

67.

BLOCK LAYER PERSISTENT MEMORY BUFFER

      
Application Number 17946541
Status Pending
Filing Date 2022-09-16
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Benisty, Shay
  • Segev, Amir
  • Hahn, Judah Gamliel

Abstract

The present disclosure generally relates to improved access to the DRAM using namespace mapping. The PMR address range is mapped to LBA address space. Mapping the PMR address range in LBA address space allows the host to access the PMR indirectly using NVMe commands. The host device may hold in the namespace the most frequently accessed data and obtain highest performance and low latency. Implementation of the Power Loss Protection (PLP) feature over the PMR makes the system prefer storing the data in PMR rather in host memory. All internal SRAMs (e.g. Transfer RAMs, XOR RAMs, etc.) may be mapped in the LBA address space so the host device can access mainly for debug purposes. Some internal flops that hold important data are mapped in the LBA address space as well.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

68.

Trained states equalizer in a read channel

      
Application Number 17946399
Grant Number 11953987
Status In Force
Filing Date 2022-09-16
First Publication Date 2024-03-21
Grant Date 2024-04-09
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Oboukhov, Iouri
  • Galbraith, Richard
  • Goode, Jonas
  • Yip, Henry
  • Ravindran, Niranjay

Abstract

Example systems, read channels, and methods provide states equalization for a digital data signal in preparation for a soft output detector. The states equalizer determines a set of signal values from the digital data signal and filters the set of signal values through a set of finite impulse response filters configured to generate a set of state values for a target signal value, where each filter corresponds to a potential state of the target signal value. Based on the state values, a set of probabilities for possible states is determined and used to populate a decision matrix for a soft output detector.

IPC Classes  ?

  • G06F 11/10 - Adding special bits or symbols to the coded information, e.g. parity check, casting out nines or elevens
  • G06N 7/01 - Probabilistic graphical models, e.g. probabilistic networks

69.

HYBRID LOGICAL TO PHYSICAL MAPPING FOR ZNS BASED SSDS

      
Application Number 17933720
Status Pending
Filing Date 2022-09-20
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Kavirayani, Chaitanya
  • Agarwal, Vineet
  • Raja Murthy, Sampath
  • Deora, Aakar
  • Singh, Varun

Abstract

Aspects of a storage device are provided that handle host commands associated with active and inactive zones using a hybrid L2P mapping system. The storage device includes a NVM, a controller, a first volatile memory and a second volatile memory. The controller allocates, as a superblock, one or more physical blocks respectively in one or more memory dies of the NVM, receives write commands including logical addresses associated with active zones, and stores in an L2P mapping table L2P address mappings of these logical addresses to physical addresses associated with either volatile memory or the superblock. The controller refrains from storing L2P address mappings for inactive zones, instead storing in a superblock mapping table a mapping of superblocks to inactive zones in response to respective zone finish commands. As a result, L2P mapping table sizes are reduced, zone read, reset, and TTR performance are increased, and reduced WAF is achieved.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 12/02 - Addressing or allocation; Relocation

70.

MEDIA STRUCTURE CONFIGURED FOR HEAT-ASSISTED MAGNETIC RECORDING AND IMPROVED MEDIA FABRICATION

      
Application Number 17945747
Status Pending
Filing Date 2022-09-15
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Yuan, Hua
  • Ho, Hoan Cong
  • Dorsey, Paul Christopher

Abstract

Various apparatuses, systems, methods, and media are disclosed to provide a heat-assisted magnetic recording (HAMR) medium. A magnetic recording medium includes a substrate, a heat sink layer on the substrate, and an underlayer on the heat sink layer. The underlayer includes an amount of an electrically conductive material between about 20 mole percent (mol %) and about 100 mol %. The magnetic recording medium further includes the plurality of magnetic recording layers on the underlayer. The plurality of magnetic recording layers includes a first magnetic recording layer that comprises FePt—Ag—X, wherein X is an oxide.

IPC Classes  ?

  • G11B 13/08 - Recording simultaneously or selectively by methods or means covered by different main groups; Record carriers therefor; Reproducing simultaneously or selectively therefrom using near-field interactions or transducing means and at least one other method or means for recording or reproducing
  • G11B 5/73 - Base layers

71.

SYSTEM AND METHOD FOR MICROSERVICES TO MONOLITH - DATA SYNCBACK SOLUTION

      
Application Number 17978666
Status Pending
Filing Date 2022-11-01
First Publication Date 2024-03-21
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Javed, Shariq
  • Pasupuleti, Ravi
  • Balasubramaniam, Sriram
  • Jha, Ashok
  • Deshpande, Pushkar
  • Ravella, Harsha
  • Sharma, Kunal
  • Pandya, Vini
  • Hannum Iv, Charles
  • Patkar, Nikhil

Abstract

Various methods, apparatuses/systems, and media for data migration readiness of a target data source are disclosed. A processor invokes, in response to triggering a process, an application programming interface (API) to call corresponding source application or microservice hosted on a source database; updates, by the source application or microservice, the source database to reflect the changes made to one or more fields data of user profile; generates a mapping identifier (ID) in response to updating the source database; stores the mapping ID onto a mapping database in a predefined format; invokes another API call to obtain source table field details of the updated source database and the mapping ID that maps source column of the source table to a corresponding target column of a target table of a target database; and automatically updates the target database to match the updated data of the source database based on the mapping ID.

IPC Classes  ?

  • G06F 16/27 - Replication, distribution or synchronisation of data between databases or within a distributed database system; Distributed database system architectures therefor
  • G06F 16/21 - Design, administration or maintenance of databases
  • G06F 16/25 - Integrating or interfacing systems involving database management systems

72.

Handling Data Storage Device Failure Using Remote System

      
Application Number 18351443
Status Pending
Filing Date 2023-07-12
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Nayak, Dattatreya
  • Prasad, Rohit
  • Sasidharan, Vinod

Abstract

A data storage device includes interfaces for coupling the data storage device to a host system and a server system. The data storage device also includes a device memory for storing or providing data. The data storage device also includes a controller comprising a storage subsystem and a security subsystem. The storage subsystem is configured to receive a host command, receive a probe request for an exception state, generate and transmit, to the security subsystem, a report for the exception state. In response to receiving an update from the security subsystem, the storage subsystem restarts at least a portion of the controller. The security subsystem is configured to monitor and transmit a probe request to the storage subsystem, transmit the report to the server system, receive the update from the server system, and transmit the update to the storage subsystem. Methods and systems are also disclosed.

IPC Classes  ?

  • G06F 11/14 - Error detection or correction of the data by redundancy in operation, e.g. by using different operation sequences leading to the same result
  • G06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance
  • G06F 21/57 - Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities

73.

Channel Circuit with Asynchronous Sampling from an Oversampled Analog-to-Digital Converter

      
Application Number 18354138
Status Pending
Filing Date 2023-07-18
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Galbraith, Richard
  • Ross, Michael J.
  • Hanson, Weldon M.
  • Contreras, John T.
  • Oboukhov, Iouri
  • Ravindran, Niranjay
  • Bellam, Pradhan
  • Burton, Derrick E.

Abstract

Example channel circuits, data storage devices, and methods for asynchronous sampling from an oversampled analog-to-digital converter are described. The channel circuit may include an analog-to-digital converter configured to generate an oversampled digital signal from an analog data signal using a sample rate that is an integer multiple of the baud rate of the channel circuit. A digital sample interpolator may then interpolate interpolated digital signal values from multiple signal values of the oversampled digital signal and select values at baud rate to generate a baud rate digital signal. The baud rate digital signal may be used by an iterative detector in a timing loop and, once a target timing is achieved, for the iterative detector to detect data bits from the interpolated digital signal.

IPC Classes  ?

  • H03M 1/20 - Increasing resolution using an n bit system to obtain n + m bits, e.g. by dithering
  • H03M 1/06 - Continuously compensating for, or preventing, undesired influence of physical parameters
  • H03M 1/12 - Analogue/digital converters

74.

SYSTEMS AND METHODS OF DETERMINING CONTRAST FOR ACCESSIBILITY

      
Application Number 18521583
Status Pending
Filing Date 2023-11-28
First Publication Date 2024-03-21
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Baskaran, Sri
  • Chundi, Venkata Sudheer Babu
  • Chittabathina, Chakrapani
  • Herath Mudiyanselage, Rasanjaya
  • Miah, Mizan
  • Somipalli, Muralidhar
  • Sakuru, Manikanth

Abstract

Systems, methods, and devices for determining a contrast of colors displayed by a digital user interface are disclosed, In one embodiment, in an electronic device including a processor, a compliance module is configured to receive a user selection of a graphical element displayed on a user interface of the electronic device; determine first color data associated with a background of the selected graphical element; determine second color data associated with a text string within the selected graphical element; determine a luminosity associated with the first color data and a luminosity associated with the second color data; calculate a color contrast ratio based on the luminosity associated with the first color data and the luminosity associated with the second color data; and display, at the user interface of the electronic device, the calculated color contrast ratio.

IPC Classes  ?

  • G06F 3/04842 - Selection of displayed objects or displayed text elements
  • G06F 3/04812 - Interaction techniques based on cursor appearance or behaviour, e.g. being affected by the presence of displayed objects
  • G06F 3/04845 - Interaction techniques based on graphical user interfaces [GUI] for the control of specific functions or operations, e.g. selecting or manipulating an object, an image or a displayed text element, setting a parameter value or selecting a range for image manipulation, e.g. dragging, rotation, expansion or change of colour

75.

SYSTEMS AND METHODS FOR ACTIVATING AND USING DYNAMIC CARDS

      
Application Number 18523193
Status Pending
Filing Date 2023-11-29
First Publication Date 2024-03-21
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • White, Iii, James P.
  • Chang, Eric Han Kai
  • Spector, Howard
  • Mann, Iii, William F.

Abstract

Systems and methods for activating and using dynamic cards are disclosed. In one embodiment, in an information processing apparatus comprising at least one computer processor, a method for activating a dynamic transaction instrument may include: (1) receiving, from an electronic device, an identification of an inactive financial instrument to activate; (2) receiving, from the electronic device, at least one parameter that restricts the use of the inactive financial instrument after it is activated; and (3) activating the inactive financial instrument subject to the at least one parameter by associating, at a backend, an account with the inactive financial instrument.

IPC Classes  ?

  • G06Q 20/34 - Payment architectures, schemes or protocols characterised by the use of specific devices using cards, e.g. integrated circuit [IC] cards or magnetic cards
  • G06K 19/06 - Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
  • G06K 19/07 - Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards with integrated circuit chips

76.

SYSTEMS AND METHODS FOR IMAGE-ASSISTED IDENTIFICATION OF PROPERTY CHANGES

      
Application Number 17933306
Status Pending
Filing Date 2022-09-19
First Publication Date 2024-03-21
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor Eavy, Ryan

Abstract

Systems and methods for determining estimated returns for image-assisted identification of property changes are disclosed. In one embodiment, a method for may include a computer program executed by mobile electronic device: (1) receiving a first image of a property captured by an image capture device at a first time; (2) identifying a plurality of first items in the first image; (3) tagging each of the plurality of first items with a first description by comparing each of the plurality of first items in the first image with a database of items and descriptions; (4) generating a list of the descriptions for the property; (5) receiving a first condition for each of the plurality of first items on the list; (6) communicating the list to a backend computer program; and (7) saving the list and descriptions.

IPC Classes  ?

  • G06V 20/70 - Labelling scene content, e.g. deriving syntactic or semantic representations
  • G06Q 30/06 - Buying, selling or leasing transactions
  • G06V 10/10 - Image acquisition

77.

METHOD AND SYSTEM FOR INTELLIGENT ITINERARY MANAGEMENT

      
Application Number 17946701
Status Pending
Filing Date 2022-09-16
First Publication Date 2024-03-21
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Joseph, Jerome
  • Krishnagi, Kumar Rao
  • Chaumpanich, Kritsakorn

Abstract

A method for facilitating intelligent itinerary management via a progressive reservation system is disclosed. The method includes aggregating itinerary information for a user from user transactions, the itinerary information corresponding to a transit reservation; continuously monitoring, in real-time via an application programming interface, the transit reservation by using the itinerary information; determining, based on a result of the continuous monitoring, whether parameters that correspond to the transit reservation satisfy a predetermined threshold, the parameters including an operational status; automatically retrieving, from a repository, historical information that corresponds to the user when the parameters satisfy the predetermined threshold; automatically identifying, in real-time using a model, a future transit reservation based on the itinerary information and the historical information; and providing, via a graphical user interface, the identified future transit reservation to the user.

IPC Classes  ?

  • G06Q 10/02 - Reservations, e.g. for tickets, services or events

78.

REDUCING DATA COMMUNICATIONS IN DISTRIBUTED INFERENCE SCHEMES

      
Application Number 18343173
Status Pending
Filing Date 2023-06-28
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Qin, Minghai
  • Hofmann, Jaco
  • Sun, Chao
  • Wang, Qingbo
  • Vucinic, Dejan

Abstract

Methods and apparatus for processing data in a distributed inference scheme based on sparse inputs. An example method includes receiving an input at a first node. A first sparsified input is generated for a second node based on a set of features associated with the second node, which are identified based on a weight mask having non-zero values for weights associated with features upon which processing by the second node depends and zeroed values for weights associated with other features. The first sparsified input is transmitted to the second node for generating an output of the second node. A second sparsified input is received from the second node and combined into a combined input. The combined input is processed into an output of the first node. The neural network is configured to generate an inference based on processing the outputs of the first node and the second node.

IPC Classes  ?

  • G06N 3/098 - Distributed learning, e.g. federated learning

79.

TRANSFER OF INTERNAL DEVICE DATA OVER COMMAND RESPONSE

      
Application Number 17852366
Status Pending
Filing Date 2022-06-29
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Hamo, Eyal
  • Taragan, Sagi
  • Essa, Voltaire

Abstract

A data storage device comprising a non-volatile storage medium configured to store data, a data port configured to receive and transmit data between a host computer system and the data storage device and a controller. The controller is configured to receive, via the data port, a first command data structure comprising a status reporting activation and receive, via the data port, a second command data structure. In response to receiving the second command data structure, the controller is configured to, determine a response information associated with the second command data structure, and in response to the status reporting activation, determine a status information, and transmit, via the data port, a response data structure comprising the response information and the status information.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 11/30 - Monitoring

80.

Optimize power, RTV, and coupled PES during seek operations

      
Application Number 17945187
Grant Number 11948603
Status In Force
Filing Date 2022-09-15
First Publication Date 2024-03-21
Grant Date 2024-04-02
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Johnson, Brian
  • Byoun, Jaesoo
  • Ikedo, Gaku
  • Ito, Hideaki
  • Kagami, Naoyuki
  • Fukuyama, Yasunori

Abstract

Various illustrative aspects are directed to a data storage device comprising one or more disks, an actuator arm assembly comprising a voice coil motor (VCM), the VCM configured to operate in a first mode and a second, different mode, wherein the first mode corresponds to at least a first and a second setting, and a control circuitry configured to cause the VCM to seek towards a target track in the first mode using the first setting for a first duration, control transition of the VCM from the first to the second setting in the first mode, cause the VCM to seek towards the target track using the second setting for a second duration, and control transition of the VCM from the first to a second mode, wherein controlling the transitioning comprises seeking the VCM toward the target track in the second mode for a third duration.

IPC Classes  ?

  • G11B 5/54 - Disposition or mounting of heads relative to record carriers with provision for moving the head into, or out of, its operative position or across tracks
  • G11B 5/55 - Track change, selection, or acquisition by displacement of the head
  • G11B 21/08 - Track changing or selecting

81.

PREDICTING AN UNSUCCESSFUL ERROR CORRECTION CODE CONDITION USING A DYNAMIC READ THREASHOLD TABLE

      
Application Number 17946537
Status Pending
Filing Date 2022-09-16
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sikarwar, Yogendra Singh
  • Tr, Prateek Kumar

Abstract

Various processes for efficiently and effectively determining or predicting whether data stored in a non-volatile storage device is unreadable and/or unrecoverable during a read-retry process. To make the determination, different dynamic read threshold (DRT) entries of a dynamic read threshold (DRT) table are applied, in parallel, across different planes of the non-volatile storage device to determine whether the data is unreadable and/or unrecoverable.

IPC Classes  ?

  • G06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance
  • G06F 11/30 - Monitoring

82.

DYNAMIC ORDERING OF MEMORY DIE PROGRAMMING IN A METABLOCK

      
Application Number 17946565
Status Pending
Filing Date 2022-09-16
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Sharma, Amit
  • Venugopal, Abhinandan

Abstract

A programming order of memory dies of a metablock is typically fixed. However, in some storage architectures, this may cause performance bottlenecks. As such, the programming order of the memory dies may be altered to reduce or eliminate performance bottlenecks.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

83.

Exception Handling Using Security Subsystem in Storage Device

      
Application Number 17947075
Status Pending
Filing Date 2022-09-16
First Publication Date 2024-03-21
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Nayak, Dattatreya
  • Prasad, Rohit
  • Sasidharan, Vinod

Abstract

A data storage device includes a host interface for coupling the data storage device to a host system. The data storage device also includes a device memory for storing or providing data in response to commands receive from the host system. The data storage device also includes a controller comprising a storage subsystem and a security subsystem. The storage subsystem is configured to receive a host command from the host interface, and process the host command for the device memory. The security subsystem includes a device recovery circuit configured to monitor the storage subsystem for an exception state, and reinitialize pending operations for the storage subsystem after the exception state. Methods and systems are also disclosed.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers
  • G06F 21/57 - Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities

84.

Control table set determination in storage devices

      
Application Number 17954252
Grant Number 11934704
Status In Force
Filing Date 2022-09-27
First Publication Date 2024-03-19
Grant Date 2024-03-19
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • P, Pavithra
  • Kumar, Ashish

Abstract

Various devices, such as storage devices or systems are configured to efficiently manage and determine control table sets. Such a device may include a processor, a memory array including a plurality of memory devices which include a plurality of control table sets stored in a plurality of regions, and a control table set determination logic configured to: receive a command from a host device associated with logical to physical address mapping updates, determine a control table set of the plurality of control table sets associated with the command, determine a region of the plurality of regions associated with the determined control table set, determine a position in the control table set in the determined region associated with the command, generate additional control table sets upon a first determination that the position is not vacant, and store the command in the generated additional control table sets.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

85.

Extremum Seeking Control Apparatuses With Online Parameter Adjustment And Methods

      
Application Number 17940047
Status Pending
Filing Date 2022-09-08
First Publication Date 2024-03-14
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Burry, Aaron
  • Kozitsky, Vladimir

Abstract

A power supply system includes a RF power source configured to generate an output signal at an output frequency, a signal source configured to generate a perturbation signal, an extremum seeking frequency controller configured to generate a frequency control signal based on the perturbation signal, and a frequency selector configured to select a perturbation frequency of the perturbation signal that is isolated from at least one frequency tone associated with the power supply system. The frequency control signal varies the output frequency of the RF power source. Other example power supply system, methods for controlling a RF generator, and control systems for controlling a RF generator are also disclosed.

IPC Classes  ?

  • H01J 37/32 - Gas-filled discharge tubes
  • H03K 5/00 - Manipulation of pulses not covered by one of the other main groups of this subclass

86.

METHOD AND SYSTEM FOR PROVIDING DATA QUALITY CAPABILITY WITHIN DISTRIBUTED DATA LAKES

      
Application Number 17970743
Status Pending
Filing Date 2022-10-21
First Publication Date 2024-03-14
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Vittal, Sreenivas
  • Sampathkrishna, Raghuram

Abstract

A method for providing an integrated data quality capability for distributed data repositories is disclosed. The method includes identifying, from a data stream, an indication that a job corresponding to a source data set has been started, the job relating to a data ingestion job and a data transformation job; triggering a data reconciliation action based on the identified indication; persisting, in a repository, a first result of the data reconciliation action; initiating a data quality action based on the first result; persisting, in the repository, a second result of the data quality action; initiating a scan action based on the second result; persisting, in the repository, a third result of the scan action; and generating a graphical element and a report based on an analysis of the first result, the second result, and the third result, the graphical element is displayable via a graphical user interface.

IPC Classes  ?

  • G06F 16/215 - Improving data quality; Data cleansing, e.g. de-duplication, removing invalid entries or correcting typographical errors
  • G06F 16/25 - Integrating or interfacing systems involving database management systems
  • G06F 16/27 - Replication, distribution or synchronisation of data between databases or within a distributed database system; Distributed database system architectures therefor

87.

SYSTEM AND METHOD FOR SMART SUBSCRIPTION TO CLOUD BASED SERVICES

      
Application Number 18367182
Status Pending
Filing Date 2023-09-12
First Publication Date 2024-03-14
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor Sundararajan, Mahendiran

Abstract

Various methods, apparatuses/systems, and media for automated subscription to cloud-based services are disclosed. A processor establishes a communication link between a cloud environment and a user interface via a communication interface, wherein cloud-based services are hosted in the cloud environment. The processor also implements a predefined ML/AI algorithm to determine service tier for each of said cloud-based services; provisions the services based on the determined service tier; continuously monitors preconfigured parameters associated with each service tier; builds a ML/AI based model based on the preconfigured parameters; automatically changes a level of each service tier based on implementing the ML/AI based model; receives user input data to subscribe to the cloud-based services; determines a service tier that matches the received user input data based on the ML/AI based model; and automatically allows subscription to the cloud-based services in accordance with the service tier that matches the received user input data.

IPC Classes  ?

  • G06F 9/50 - Allocation of resources, e.g. of the central processing unit [CPU]

88.

Accelerator Queue in Data Storage Device

      
Application Number 17941664
Status Pending
Filing Date 2022-09-09
First Publication Date 2024-03-14
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Muthiah, Ramanathan

Abstract

Disclosed are systems and methods for accelerating commands from accelerators in data storage devices using accelerator queues. A data storage device includes accelerator interfaces, each accelerator interface couples a controller to a respective accelerator. The device also includes a device memory comprising one or more memories and one or more sets of queues. Each set of queues corresponds to a respective memory, at least one queue is configured to queue one or more tasks associated with an accelerator, and each queue is associated with a respective priority level of a plurality of priority levels. A controller is configured to: receive an accelerator command, identify a first memory corresponding to a task for the accelerator command; and enqueue the task to a first queue corresponding to the first memory, the first queue configured to queue one or more tasks associated with the first accelerator corresponding to the first accelerator interface.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

89.

Magnetoresistive Device Comprising A Synthetic Antiferromagnetic Coupling Layer Of RuAl Having a (001) Texture

      
Application Number 17944516
Status Pending
Filing Date 2022-09-14
First Publication Date 2024-03-14
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Okamura, Susumu
  • Freitag, James Mac
  • Zheng, Yuankai
  • York, Brian R.

Abstract

The present disclosure generally relates to magnetoresistive (MR) devices. The MR device comprises a synthetic antiferromagnetic (SAF) layer that increases stability to magnetic fields, and in turn, results in lower magnetic noise of the device. The MR device comprises a first ferromagnetic (FM1) layer and a second ferromagnetic (FM2) layer, in between which is an SAF spacer of RuAl alloy having a B2 crystalline structure with (001) texture, meaning that the (001) plane is parallel to the surface of MR device substrate. The first ferromagnetic (FM1) layer and a part of the second ferromagnetic (FM2) layer also have the (001) texture. An amorphous layer in a second ferromagnetic (FM2) layer can reset the growth texture of the MR device to a (111) texture in order to promote the growth of an antiferromagnetic (AF) pinning layer.

IPC Classes  ?

  • H01F 10/32 - Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
  • G01R 33/09 - Magneto-resistive devices
  • H01L 27/22 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate using similar magnetic field effects
  • H01L 43/10 - Selection of materials

90.

SPLITTING SEQUENTIAL READ COMMANDS

      
Application Number 17942452
Status Pending
Filing Date 2022-09-12
First Publication Date 2024-03-14
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Nayak, Dattatreya B
  • Muthiah, Ramanathan

Abstract

Technology is disclosed herein for handling of mixed random read and sequential read command sequences. Plane read commands are formed from one or more sequential read commands. A sequential read command may be split into multiple plane read commands at plane boundaries. The plane read commands are submitted to the respective planes as asynchronous independent plane read commands. Random read commands may be submitted to the planes as asynchronous independent plane read (AIPR) commands on par with the split sequential read commands. Therefore, AIPR may be used for both sequential read commands and random read commands. Submitting a split sequential read command to one or more planes while one or more other planes are performing a random read command can significantly improve performance.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

91.

METHOD AND SYSTEM FOR PROVIDING AUTOMATED MESSAGE ROUTING

      
Application Number 17974254
Status Pending
Filing Date 2022-10-26
First Publication Date 2024-03-14
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Thota, Narayana Swamy
  • Sabnavis, Sudeep

Abstract

A method for providing an automated routing layer to facilitate end-to-end testing is disclosed. The method includes detecting, in real-time, electronic messages from a data stream based on a predetermined configuration; intercepting the detected electronic messages from the data stream; extracting message data from the intercepted electronic messages, the message data including payload information that corresponds to the electronic messages; determining, in real-time, downstream destination paths for each of the intercepted electronic messages based on the extracted message data and the predetermined configuration; and automatically routing, in real-time, each of the intercepted electronic messages based on the determined downstream destination paths.

IPC Classes  ?

  • H04L 45/302 - Route determination based on requested QoS
  • H04L 51/066 - Format adaptation, e.g. format conversion or compression

92.

SYSTEM AND METHOD FOR PROVIDING MESSAGE CONTENT BASED ROUTING

      
Application Number 18143686
Status Pending
Filing Date 2023-05-05
First Publication Date 2024-03-14
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Ravi, Vineeth
  • Staddon, Jessica
  • Stang, Christopher
  • Faye, Sam

Abstract

A method for performing differential routing based on message content. The method includes receiving, from a user device, a message inquiry; identifying and extracting one or more keywords from the message inquiry; determining, for each of the one or more keywords, a corresponding tag type; predicting a conversation length based on the determined tag type for each of the one or more keywords; determining whether the message inquiry is amenable to being serviced by an automated service; and routing the message inquiry based on the determining whether the message inquiry is amenable to being serviced by the automated service.

IPC Classes  ?

  • G06F 16/332 - Query formulation
  • G06F 16/31 - Indexing; Data structures therefor; Storage structures
  • G06F 16/38 - Retrieval characterised by using metadata, e.g. metadata not derived from the content or metadata generated manually
  • H04L 51/02 - User-to-user messaging in packet-switching networks, transmitted according to store-and-forward or real-time protocols, e.g. e-mail using automatic reactions or user delegation, e.g. automatic replies or chatbot-generated messages

93.

SYSTEMS AND METHODS FOR FACILITATING COLLABORATION AND INTEGRATION ACROSS CUSTOMER RELATIONSHIP MANAGEMENT INSTANCES

      
Application Number 18180737
Status Pending
Filing Date 2023-03-08
First Publication Date 2024-03-14
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor Shukla, Bhavin J.

Abstract

Systems and methods for facilitating collaboration and integration across customer relationship management (CRM) instances are disclosed. According to one embodiment, a method for facilitating collaboration and integration across customer relationship management instances may include: (1) receiving, at a collaboration and integration platform and from a CRM program instance for a user executed on a user electronic device, an identification of a collaboration between a plurality of users on an out-of-band collaboration network to subscribe to, the collaboration involving a client, a prospective client, or a project; (2) subscribing, by the collaboration and integration platform, the user to the collaboration on the out-of-band collaboration network; (3) receiving, by the collaboration and integration platform and from the out-of-band collaboration network, a message for the subscribed collaboration; and (4) communicating, by the collaboration and integration platform, the message to a CRM program network.

IPC Classes  ?

  • G06Q 10/101 - Collaborative creation, e.g. joint development of products or services

94.

SYSTEM AND METHOD FOR AGGREGATING CLIENT DATA AND CYBER DATA FOR AUTHENTICATION DETERMINATIONS

      
Application Number 18510008
Status Pending
Filing Date 2023-11-15
First Publication Date 2024-03-14
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Legault, Jean-Francois
  • Knoedler, D.J.
  • Gorin, Neil
  • Liston, Kevin

Abstract

A system that aggregates client data and cyber indicators to authenticate a client is provided. The system receives a request to access a financial account of the client, and retrieves a client profile. The client profile includes an aggregation of data into a plurality of data indicators. An optimal number of data indicators is determined based on an initial threshold inquiry regarding the request, with the optimal number of data indicators being determined based on a phone requesting the access to the financial account. A risk score is generated based on a weighting for each of the plurality of data indicators included within the optimal number, with the weighting representing a confidence in the accuracy of each of those data indicators. Access to predetermined actions by the client is granted based on the risk score.

IPC Classes  ?

  • H04L 9/40 - Network security protocols
  • G06N 20/00 - Machine learning
  • G06Q 20/40 - Authorisation, e.g. identification of payer or payee, verification of customer or shop credentials; Review and approval of payers, e.g. check of credit lines or negative lists

95.

SSD USE OF HOST MEMORY BUFFER FOR IMPROVED PERFORMANCE

      
Application Number 17931447
Status Pending
Filing Date 2022-09-12
First Publication Date 2024-03-14
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Gorrle, Dhanunjaya Rao
  • Karki, Aajna
  • Xie, Hongmei

Abstract

Aspects of a storage device are provided that requests L2P address translation data from an HMB for execution of an associated host command using a dynamically determined HMB transfer size. The storage device includes a volatile memory and a controller. The controller allocates, in the volatile memory, multiple memory locations for L2P address translation data from an HMB. The controller receives a command indicating a host data length, and transmits a request for a portion of the L2P address translation data stored in the HMB for the command. The HMB transfer size associated with the request may be based on the host data length of the associated host command, a quantity of free and contiguous memory locations available in the HMB read buffer, or a minimum between a size of the portion and a total size of the free and contiguous memory locations. Thus, HMB transfer latency may be reduced.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

96.

PARALLEL FRAGMENTED SGL FETCHING FOR HIDING HOST TURNAROUND TIME

      
Application Number 17943767
Status Pending
Filing Date 2022-09-13
First Publication Date 2024-03-14
Owner
  • JPMORGAN CHASE BANK, N.A. (USA)
  • JPMORGAN CHASE BANK, N.A. (USA)
Inventor Benisty, Shay

Abstract

The present disclosure generally relates to reducing latency when fetching Scatter Gather Lists (SGL). Rather than fetching the required SGLs sequentially regardless of what SGL descriptor is needed, the data storage device fetches all of the last entries of each SGL segment in ahead of time after receiving the command, but before the read data is available. The data storage device will still fetch the previous entries in the segment. Once the last entries are fetched, the last entries are stored in a table where the earlier descriptors of each segment are stored as the segments are fetched. In so doing, parallel fetching allows the data storage device to fetch SGL descriptors as needed and reduces the latency.

IPC Classes  ?

  • G06F 3/06 - Digital input from, or digital output to, record carriers

97.

METHOD AND SYSTEM FOR DATA CLASSIFICATION AND VERIFICATION

      
Application Number 17901056
Status Pending
Filing Date 2022-09-01
First Publication Date 2024-03-07
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Schubert, Stefan
  • Bok, Reetu

Abstract

A method and system for classifying and verifying data are provided. The method includes receiving first information that relates to an individual person; categorizing each item of the first information as relating to either a non-mutable attribute or a mutable attribute of the individual person; verifying an accuracy of each item of the first information by comparing the respective item with second information that is independently maintained by an external source; and when a request for updating first information that relates to a mutable attribute of the individual person is received, verifying an accuracy of the first information to be updated by using an external source.

IPC Classes  ?

  • G06Q 20/40 - Authorisation, e.g. identification of payer or payee, verification of customer or shop credentials; Review and approval of payers, e.g. check of credit lines or negative lists
  • G06Q 50/26 - Government or public services

98.

Method and system for facilitating data sharing among microservices within an application

      
Application Number 17903608
Grant Number 11941461
Status In Force
Filing Date 2022-09-06
First Publication Date 2024-03-07
Grant Date 2024-03-26
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Bechtol, Evan
  • Hyder, Mubeen

Abstract

A method and a system for providing a shared state module that acts as a common interface for facilitating data sharing among microservice front-end modules that are being used in conjunction with one another within a single application are provided. The method includes: receiving an input that includes information that relates to a set of microservice modules to be utilized for constructing an application; uploading each of the set of microservice modules and a shared state module that is configured to facilitate data sharing; transmitting, to each of the set of microservice modules, an instruction that provides access to the shared state module; and when a particular microservice module requests a subset of data that is accessible via the shared state module, causing the requested subset of data to be received by the particular microservice module.

IPC Classes  ?

99.

SYSTEM AND METHOD DATA QUALITY VALIDATION FOR MIGRATING SERVICING LAYER IMPLEMENTATIONS

      
Application Number 17903628
Status Pending
Filing Date 2022-09-06
First Publication Date 2024-03-07
Owner JPMorgan Chase Bank, N.A. (USA)
Inventor
  • Evers, Maxwell
  • Ravi, Prakash
  • Meshram, Amit Kumar
  • Biswas, Indrajit

Abstract

Various methods, apparatuses/systems, and media for data migration readiness of a target data source are disclosed. A processor receives a request having configurable filters and parameters from a consumer service to obtain data; invokes, in response to receiving the request, a service application programming interface (API) for the data; fetches requested data from a legacy data source in response to calling the service API; fetches data corresponding to the same request having the same configurable filters and parameters from a target data source; compare the fetched data from the legacy data source to the fetched data from the target data source; generates, in response to comparing, a data quality validation score; and when it is determined that the data quality validation score is equal to or more that predetermined threshold value, validates the target data source for migration readiness and terminating the legacy data source.

IPC Classes  ?

  • G06F 16/215 - Improving data quality; Data cleansing, e.g. de-duplication, removing invalid entries or correcting typographical errors
  • G06F 16/21 - Design, administration or maintenance of databases
  • G06F 16/23 - Updating
  • G06F 16/27 - Replication, distribution or synchronisation of data between databases or within a distributed database system; Distributed database system architectures therefor

100.

Extremum-Seeking Control Apparatuses and Methods for Automatic Frequency Tuning

      
Application Number 17903749
Status Pending
Filing Date 2022-09-06
First Publication Date 2024-03-07
Owner JPMORGAN CHASE BANK, N.A. (USA)
Inventor
  • Burry, Aaron
  • Kozitsky, Vladimir

Abstract

A RF generator includes a RF power source configured to generate an output signal at an output frequency, and an extremum-seeking frequency controller configured to generate a frequency control signal. The frequency control signal varies the output frequency of the RF power source, and the frequency control signal is formed from a gradient signal. The RF generator further includes a gradient estimator configured to generate the gradient signal. A frequency of the frequency control signal is adjusted based on the gradient signal. The gradient estimator is configured to receive frequency values of the frequency control signal and corresponding output response values, and the gradient signal is generated based on the frequency values and the output response values. Other example RF generators, methods for extremum-seeking frequency control of a RF generator, and control systems for controlling a RF generator are also disclosed.

IPC Classes  ?

  • H01J 37/32 - Gas-filled discharge tubes
  • H03K 5/00 - Manipulation of pulses not covered by one of the other main groups of this subclass
  1     2     3     ...     100        Next Page